Inventor · disambiguated record
Adi Srinivasan
Also filed as: SRINIVASAN ADI
26 granted patents·1 pending application·897 citations·filing 1992–2008
97Inventor score
Files withAPTIX CORP9SEQUENCE DESIGN INC7LIGHTSPEED SEMICONDUCTOR CORP6GRADIENT DESIGN AUTOMATION INC3CHANDRA RAJIT2
Top patents by PatentIndex Score
27 records- 0196US6242767B1Asic routing architectureLIGHTSPEED SEMICONDUCTOR CORP·Filed 1997·Granted Jun 5, 2001·172 cites·35 claims
- 0295US7823102B2Thermally aware design modificationGRADIENT DESIGN AUTOMATION INC·Filed 2008·Granted Oct 26, 2010·51 cites·44 claims
- 0394US6698006B1Method for balanced-delay clock tree insertionSEQUENCE DESIGN INC·Filed 2001·Granted Feb 24, 2004·99 cites·41 claims
- 0491US8019580B1Transient thermal analysisGRADIENT DESIGN AUTOMATION INC·Filed 2008·Granted Sep 13, 2011·35 cites·10 claims
- 0590US8286111B2Thermal simulation using adaptive 3D and hierarchical grid mechanismsCHANDRA RAJIT·Filed 2008·Granted Oct 9, 2012·50 cites·38 claims
- 0690US6754877B1Method for optimal driver selectionSEQUENCE DESIGN INC·Filed 2001·Granted Jun 22, 2004·53 cites·10 claims
- 0790US6014038AFunction block architecture for gate arrayLIGHTSPEED SEMICONDUCTOR CORP·Filed 1997·Granted Jan 11, 2000·57 cites·42 claims
- 0889US6701505B1Circuit optimization for minimum path timing violationsSEQUENCE DESIGN INC·Filed 2001·Granted Mar 2, 2004·54 cites·23 claims
- 0986US6701507B1Method for determining a zero-skew buffer insertion pointSEQUENCE DESIGN INC·Filed 2001·Granted Mar 2, 2004·44 cites·8 claims
- 1085US7353471B1Method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductanceGRADIENT DESIGN AUTOMATION INC·Filed 2005·Granted Apr 1, 2008·13 cites·16 claims
- 1181US6701506B1Method for match delay buffer insertionSEQUENCE DESIGN INC·Filed 2001·Granted Mar 2, 2004·32 cites·5 claims
- 1279US7003741B2Method for determining load capacitanceSEQUENCE DESIGN INC·Filed 2004·Granted Feb 21, 2006·22 cites·7 claims
- 1379US6611932B2Method and apparatus for controlling and observing data in a logic block-based ASICLIGHTSPEED SEMICONDUCTOR CORP·Filed 2002·Granted Aug 26, 2003·22 cites·22 claims
- 1476US6223313B1Method and apparatus for controlling and observing data in a logic block-based asicLIGHTSPEED SEMICONDUCTOR CORP·Filed 1997·Granted Apr 24, 2001·38 cites·31 claims
- 1576US5301147AStatic random access memory cell with single logic-high voltage level bit-line and address-line driversAPTIX CORP·Filed 1993·Granted Apr 5, 1994·39 cites·3 claims
- 1674US6954917B2Function block architecture for gate array and method for forming an asicLIGHTSPEED SEMICONDUCTOR CORP·Filed 2003·Granted Oct 11, 2005·15 cites·7 claims
- 1771US7222318B2Circuit optimization for minimum path timing violationsSEQUENCE DESIGN INC·Filed 2003·Granted May 22, 2007·13 cites·12 claims
- 1864US5406138AProgrammable interconnect architecture using fewer storage cells than switchesAPTIX CORP·Filed 1993·Granted Apr 11, 1995·15 cites·40 claims
- 1957US5257239AMemory cell with known state on power-upAPTIX CORP·Filed 1992·Granted Oct 26, 1993·17 cites·4 claims
- 2056US6690194B1Function block architecture for gate arrayLIGHTSPEED SEMICONDUCTOR CORP·Filed 1999·Granted Feb 10, 2004·10 cites·14 claims
- 2150US5319261AReprogrammable interconnect architecture using fewer storage cells than switchesAPTIX CORP·Filed 1992·Granted Jun 7, 1994·8 cites·14 claims
- 2249US5400294AMemory cell with user-selectable logic state on power-upAPTIX CORP·Filed 1993·Granted Mar 21, 1995·12 cites·4 claims
- 2349US5315545AHigh-voltage five-transistor static random access memory cellAPTIX CORP·Filed 1993·Granted May 24, 1994·13 cites·6 claims
- 2449US2008141192A1Method and apparatus for using full-chip thermal analysis of semiconductor chip designs to compute thermal conductanceCHANDRA RAJIT·Filed 2008·Application pending·0 cites
- 2547US5239503AHigh voltage random-access memory cell incorporating level shifterAPTIX CORP·Filed 1992·Granted Aug 24, 1993·7 cites·3 claims
- 2638US5367482AHigh voltage random-access memory cell incorporation level shifterAPTIX CORP·Filed 1993·Granted Nov 22, 1994·4 cites·3 claims
- 2732US5264741ALow current, fast, CMOS static pullup circuit for static random-access memoriesAPTIX CORP·Filed 1992·Granted Nov 23, 1993·2 cites·1 claims
Join the waitlist — get patent alerts
Get an alert when Adi Srinivasan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →