Inventor · disambiguated record
Patrick Valdenaire
Also filed as: VALDENAIRE PATRICK
10 granted patents·116 citations·filing 1990–2022
86Inventor score
Files withST MICROELECTRONICS ROUSSET3ST MICROELECTRONICS GRENOBLE 22VLSI TECHNOLOGY INC2ST WIRELESS SA1STMICROELECTRONICS ROUSSET1
Top patents by PatentIndex Score
10 records- 0188US11552777B2Time domains synchronization in a system on chipST MICROELECTRONICS GRENOBLE 2·Filed 2021·Granted Jan 10, 2023·2 cites·20 claims
- 0278US5059978AResistor-string digital to analog converters with auxiliary coarse laddersVLSI TECHNOLOGY INC·Filed 1990·Granted Oct 22, 1991·44 cites·5 claims
- 0377US5455582ADigital to analog converter employing R-2R ladders with substituted shunt armsULSI TECHNOLOGY INC·Filed 1992·Granted Oct 3, 1995·48 cites·7 claims
- 0455US11856080B2Time domains synchronization in a system on chipST MICROELECTRONICS GRENOBLE 2·Filed 2022·Granted Dec 26, 2023·0 cites·20 claims
- 0554US5677687AZero DC power keyboard scanner using bidirectional I/O's with repeatersVLSI TECHNOLOGY INC·Filed 1996·Granted Oct 14, 1997·19 cites·26 claims
- 0647US10997107B2Transaction routing for system on chipST MICROELECTRONICS ROUSSET·Filed 2019·Granted May 4, 2021·0 cites·22 claims
- 0742US10698843B2Method for managing routing of transactions between source devices and at least one target device and corresponding system on chipST MICROELECTRONICS ROUSSET·Filed 2019·Granted Jun 30, 2020·0 cites·23 claims
- 0841US11386037B2Management of access restriction within a system on chipST MICROELECTRONICS ROUSSET·Filed 2019·Granted Jul 12, 2022·0 cites·21 claims
- 0940US10740141B2Method for managing transactions routing between source equipment and target equipmentSTMICROELECTRONICS ROUSSET·Filed 2019·Granted Aug 11, 2020·0 cites·22 claims
- 1039US7480846B2Iterative turbo decoder with single memoryST WIRELESS SA·Filed 2003·Granted Jan 20, 2009·3 cites·2 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →