Inventor · disambiguated record
Eric M. Schwarz
Also filed as: SCHWARZ ERIC · SCHWARZ ERIC M · SCHWARZ ERIC MARK
273 granted patents·16 pending applications·2,570 citations·filing 1978–2023
99Inventor score
Top patents by PatentIndex Score
289 records- 0197US9851946B2Round for reround mode in a decimal floating point instructionIBM·Filed 2017·Granted Dec 26, 2017·18 cites·18 claims
- 0297US9619383B2Dynamic predictor for coalescing memory transactionsIBM·Filed 2015·Granted Apr 11, 2017·18 cites·17 claims
- 0397US9535696B1Instruction to cancel outstanding cache prefetchesIBM·Filed 2016·Granted Jan 3, 2017·17 cites·20 claims
- 0497US8762438B2Composition of decimal floating point dataLUNDVALL SHAWN D·Filed 2011·Granted Jun 24, 2014·32 cites·14 claims
- 0597US6009261APreprocessing of stored target routines for emulating incompatible instructions on a target processorIBM·Filed 1997·Granted Dec 28, 1999·536 cites·47 claims
- 0696US11360769B1Decimal scale and convert and split to hexadecimal floating point instructionIBM·Filed 2021·Granted Jun 14, 2022·5 cites·20 claims
- 0796US9514006B1Transaction tracking within a microprocessorIBM·Filed 2015·Granted Dec 6, 2016·22 cites·20 claims
- 0896US9244782B2Salvaging hardware transactionsIBM·Filed 2015·Granted Jan 26, 2016·13 cites·6 claims
- 0996US9244781B2Salvaging hardware transactionsIBM·Filed 2015·Granted Jan 26, 2016·16 cites·6 claims
- 1096US8190664B2Employing a mask field of an instruction to encode a sign of a result of the instructionLUNDVALL SHAWN D·Filed 2007·Granted May 29, 2012·42 cites·30 claims
- 1196US4916652ADynamic multiple instruction stream multiple data multiple pipeline apparatus for floating-point single instruction stream single data architecturesIBM·Filed 1987·Granted Apr 10, 1990·220 cites·17 claims
- 1295US9298626B2Managing high-conflict cache lines in transactional memory computing environmentsGLOBALFOUNDRIES INC·Filed 2013·Granted Mar 29, 2016·25 cites·17 claims
- 1395US9158573B2Dynamic predictor for coalescing memory transactionsIBM·Filed 2013·Granted Oct 13, 2015·23 cites·18 claims
- 1495US8060545B2Composition of decimal floating point data, and methods thereforLUNDVALL SHAWN D·Filed 2007·Granted Nov 15, 2011·28 cites·14 claims
- 1595US8051117B2Shift significand of decimal floating point dataIBM·Filed 2007·Granted Nov 1, 2011·36 cites·15 claims
- 1695US8051118B2Composition of decimal floating point dataIBM·Filed 2007·Granted Nov 1, 2011·27 cites·28 claims
- 1794US10353734B2Prioritization of transactions based on execution by transactional core with super core indicatorIBM·Filed 2016·Granted Jul 16, 2019·10 cites·9 claims
- 1894US9740616B2Multi-granular cache management in multi-processor computing environmentsIBM·Filed 2015·Granted Aug 22, 2017·10 cites·16 claims
- 1994US9507717B1Multithreaded transactionsIBM·Filed 2015·Granted Nov 29, 2016·9 cites·6 claims
- 2094US9436434B2Checksum adderIBM·Filed 2014·Granted Sep 6, 2016·19 cites·20 claims
- 2194US9342397B2Salvaging hardware transactions with instructionsIBM·Filed 2015·Granted May 17, 2016·12 cites·8 claims
- 2294US9336047B2Prefetching of discontiguous storage locations in anticipation of transactional executionIBM·Filed 2014·Granted May 10, 2016·16 cites·14 claims
- 2394US8082282B2Decomposition of decimal floating point data, and methods thereforLUNDVALL SHAWN D·Filed 2007·Granted Dec 20, 2011·24 cites·13 claims
- 2494US8051119B2Decomposition of decimal floating point dataIBM·Filed 2007·Granted Nov 1, 2011·23 cites·26 claims
- 2593US9471311B2Vector checksum instructionIBM·Filed 2014·Granted Oct 18, 2016·12 cites·8 claims
- 2693US9250904B2Modify and execute sequential instruction facility and instructions thereforIBM·Filed 2013·Granted Feb 2, 2016·16 cites·8 claims
- 2793US5187679AGeneralized 7/3 countersIBM·Filed 1991·Granted Feb 16, 1993·192 cites·9 claims
- 2892US10168961B2Hardware transaction transient conflict resolutionIBM·Filed 2018·Granted Jan 1, 2019·6 cites·20 claims
- 2992US9575890B2Supporting atomic accumulation with an addressable accumulatorIBM·Filed 2014·Granted Feb 21, 2017·14 cites·16 claims
- 3092US9513906B2Vector checksum instructionIBM·Filed 2013·Granted Dec 6, 2016·11 cites·14 claims
- 3192US9336097B2Salvaging hardware transactionsIBM·Filed 2014·Granted May 10, 2016·12 cites·14 claims
- 3292US9329946B2Salvaging hardware transactionsIBM·Filed 2014·Granted May 3, 2016·12 cites·14 claims
- 3391US9921895B2Transactional memory operations with read-only atomicityIBM·Filed 2016·Granted Mar 20, 2018·6 cites·17 claims
- 3491US9639415B2Salvaging hardware transactions with instructionsIBM·Filed 2015·Granted May 2, 2017·7 cites·6 claims
- 3591US9311178B2Salvaging hardware transactions with instructionsIBM·Filed 2014·Granted Apr 12, 2016·12 cites·16 claims
- 3691US8219605B2Decimal floating-pointing quantum exception detectionCOWLISHAW MICHAEL F·Filed 2010·Granted Jul 10, 2012·16 cites·23 claims
- 3790US10782932B2Round for reround mode in a decimal floating point instructionIBM·Filed 2019·Granted Sep 22, 2020·3 cites·17 claims
- 3890US9785435B1Floating point instruction with selectable comparison attributesIBM·Filed 2016·Granted Oct 10, 2017·7 cites·20 claims
- 3990US9348643B2Prefetching of discontiguous storage locations as part of transactional executionIBM·Filed 2014·Granted May 24, 2016·10 cites·13 claims
- 4089US9086974B2Centralized management of high-contention cache lines in multi-processor computing environmentsIBM·Filed 2013·Granted Jul 21, 2015·12 cites·20 claims
- 4189US8938605B2Instruction cracking based on machine stateBUSABA FADI·Filed 2010·Granted Jan 20, 2015·15 cites·19 claims
- 4289US7698352B2System and method for converting from scaled binary coded decimal into decimal floating pointIBM·Filed 2005·Granted Apr 13, 2010·23 cites·20 claims
- 4389US7519647B2System and method for providing a decimal multiply algorithm using a double adderIBM·Filed 2005·Granted Apr 14, 2009·19 cites·10 claims
- 4488US9804823B2Shift significand of decimal floating point dataIBM·Filed 2016·Granted Oct 31, 2017·4 cites·18 claims
- 4588US9524165B1Register comparison for operand store compare (OSC) predictionIBM·Filed 2016·Granted Dec 20, 2016·5 cites·1 claims
- 4688US9524188B1Multithreaded transactionsIBM·Filed 2015·Granted Dec 20, 2016·4 cites·11 claims
- 4788US8386756B2Emulating hexadecimal floating-point operations in non-native systemsIBM·Filed 2011·Granted Feb 26, 2013·6 cites·20 claims
- 4887US9858074B2Non-default instruction handling within transactionIBM·Filed 2015·Granted Jan 2, 2018·4 cites·11 claims
- 4986US9740615B2Processor directly storing address range of co-processor memory accesses in a transactional memory where co-processor supplements functions of the processorIBM·Filed 2015·Granted Aug 22, 2017·4 cites·5 claims
- 5086US9563468B1Interprocessor memory status communicationIBM·Filed 2016·Granted Feb 7, 2017·3 cites·4 claims
Showing the top 50 of 289 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Eric M. Schwarz files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →