Inventor · disambiguated record
Robert A. Lester
Also filed as: LESTER ROBERT A · LESTER ROBERT ALLAN
53 granted patents·2 pending applications·2,755 citations·filing 1995–2015
99Inventor score
Files withCOMPAQ COMPUTER CORP26HEWLETT PACKARD DEVELOPMENT CO17COMPAQ INFORMATION TECHNOLOGIE3QUALCOMM INC3CODRESCU LUCIAN1
Top patents by PatentIndex Score
55 records- 0198US6715116B2Memory data verify operationHEWLETT PACKARD COMPANY L P·Filed 2001·Granted Mar 30, 2004·228 cites·65 claims
- 0297US7010652B2Method for supporting multi-level striping of non-homogeneous memory to maximize concurrencyHEWLETT PACKARD DEVELOPMENT CO·Filed 2004·Granted Mar 7, 2006·136 cites·12 claims
- 0397US6785785B2Method for supporting multi-level stripping of non-homogeneous memory to maximize concurrencyHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Aug 31, 2004·140 cites·16 claims
- 0495US6766469B2Hot-replace of memoryHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Jul 20, 2004·139 cites·63 claims
- 0594US7320086B2Error indication in a raid memory systemHEWLETT PACKARD DEVELOPMENT CO·Filed 2005·Granted Jan 15, 2008·41 cites·18 claims
- 0694US6286083B1Computer system with adaptive memory arbitration schemeCOMPAQ COMPUTER CORP·Filed 1998·Granted Sep 4, 2001·213 cites·26 claims
- 0793US6832340B2Real-time hardware memory scrubbingHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Dec 14, 2004·90 cites·40 claims
- 0891US6854070B2Hot-upgrade/hot-add memoryHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Feb 8, 2005·75 cites·56 claims
- 0990US6785835B2Raid memoryHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Aug 31, 2004·47 cites·36 claims
- 1090US6470429B1System for identifying memory requests as noncacheable or reduce cache coherence directory lookups and bus snoopsCOMPAQ INFORMATION TECHNOLOGIE·Filed 2000·Granted Oct 22, 2002·66 cites·20 claims
- 1190US6363439B1System and method for point-to-point serial communication between a system interface device and a bus interface device in a computer systemCOMPAQ COMPUTER CORP·Filed 1998·Granted Mar 26, 2002·192 cites·57 claims
- 1287US6823424B2Rebuild bus utilizationHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Nov 23, 2004·48 cites·41 claims
- 1385US6078338AAccelerated graphics port programmable memory access arbiterCOMPAQ COMPUTER CORP·Filed 1998·Granted Jun 20, 2000·74 cites·32 claims
- 1484US7028213B2Error indication in a raid memory systemHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Apr 11, 2006·36 cites·33 claims
- 1584US6356972B1System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefromCOMPAQ INFORMATION TECHNOLOGIE·Filed 2001·Granted Mar 12, 2002·34 cites·17 claims
- 1684US5999198AGraphics address remapping table entry feature flags for customizing the operation of memory pages associated with an accelerated graphics port deviceCOMPAQ COMPUTER CORP·Filed 1997·Granted Dec 7, 1999·73 cites·21 claims
- 1783US6505260B2Computer system with adaptive memory arbitration schemeCOMPAQ INFORMATION TECHNOLOGIE·Filed 2001·Granted Jan 7, 2003·34 cites·54 claims
- 1883US5905509AAccelerated Graphics Port two level Gart cache having distributed first level cachesCOMPAQ COMPUTER CORP·Filed 1997·Granted May 18, 1999·116 cites·34 claims
- 1979US9785211B2Independent power collapse methodologyQUALCOMM INC·Filed 2015·Granted Oct 10, 2017·3 cites·30 claims
- 2079US6640282B2Hot replace power control sequence logicHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Oct 28, 2003·25 cites·23 claims
- 2178US6608564B2Removable memory cartridge system for use with a server or other processor-based deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Aug 19, 2003·18 cites·23 claims
- 2276US6160562ASystem and method for aligning an initial cache line of data read from local memory by an input/output deviceCOMPAQ COMPUTER CORP·Filed 1998·Granted Dec 12, 2000·73 cites·18 claims
- 2374US7116241B2Removable memory cartridge system for use with a server or other processor-based deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Oct 3, 2006·13 cites·34 claims
- 2474US6202101B1System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefromCOMPAQ COMPUTER CORP·Filed 1998·Granted Mar 13, 2001·58 cites·10 claims
- 2573US7155568B2Transaction generator for initialization, rebuild, and verify of memoryHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Dec 26, 2006·18 cites·36 claims
- 2673US6247102B1Computer system employing memory controller and bridge interface permitting concurrent operationCOMPAQ COMPUTER CORP·Filed 1998·Granted Jun 12, 2001·68 cites·41 claims
- 2772US5999743ASystem and method for dynamically allocating accelerated graphics port memory spaceCOMPAQ COMPUTER CORP·Filed 1997·Granted Dec 7, 1999·42 cites·26 claims
- 2872US5949436AAccelerated graphics port multiple entry gart cache allocation system and methodCOMPAQ COMPUTER CORP·Filed 1997·Granted Sep 7, 1999·67 cites·24 claims
- 2972US5936640AAccelerated graphics port memory mapped status and control registersCOMPAQ COMPUTER CORP·Filed 1997·Granted Aug 10, 1999·64 cites·58 claims
- 3070US6981095B1Hot replace power control sequence logicHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Dec 27, 2005·12 cites·32 claims
- 3170US5596729AFirst arbiter coupled to a first bus receiving requests from devices coupled to a second bus and controlled by a second arbiter on said second busCOMPAQ COMPUTER CORP·Filed 1995·Granted Jan 21, 1997·61 cites·22 claims
- 3268US6747563B2Removable memory cartridge system for use with a server or other processor-based deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Jun 8, 2004·9 cites·26 claims
- 3367US8117420B2Buffer management structure with selective flushSHEN JIAN·Filed 2008·Granted Feb 14, 2012·4 cites·31 claims
- 3467US5914727AValid flag for disabling allocation of accelerated graphics port memory spaceCOMPAQ COMPUTER CORP·Filed 1997·Granted Jun 22, 1999·52 cites·27 claims
- 3566US7685411B2Multi-mode instruction memory unitQUALCOMM INC·Filed 2005·Granted Mar 23, 2010·3 cites·28 claims
- 3666US5923859ADual arbiters for arbitrating access to a first and second bus in a computer system having bus masters on each busCOMPAQ COMPUTER CORP·Filed 1997·Granted Jul 13, 1999·50 cites·32 claims
- 3765US8990543B2System and method for generating and using predicates within a single instruction packetCODRESCU LUCIAN·Filed 2008·Granted Mar 24, 2015·3 cites·34 claims
- 3865US6975241B2Removable memory cartridge system for use with a server or other processor-based deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Dec 13, 2005·7 cites·35 claims
- 3964US6279065B1Computer system with improved memory accessCOMPAQ COMPUTER CORP·Filed 1998·Granted Aug 21, 2001·43 cites·18 claims
- 4064US5774680AInterfacing direct memory access devices to a non-ISA busCOMPAQ COMPUTER CORP·Filed 1995·Granted Jun 30, 1998·31 cites·65 claims
- 4162US5990914AGenerating an error signal when accessing an invalid memory pageCOMPAQ COMPUTER CORP·Filed 1997·Granted Nov 23, 1999·42 cites·47 claims
- 4261US7447943B2Handling memory errors in response to adding new memory to a systemHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Nov 4, 2008·13 cites·29 claims
- 4360US6272580B1Apparatus and method for dynamically elevating a lower level bus master to an upper level bus master within a multi-level arbitration systemCOMPAQ COMPUTER CORP·Filed 1999·Granted Aug 7, 2001·37 cites·22 claims
- 4460US5603050ADirect memory access controller having programmable timingCOMPAQ COMPUTER CORP·Filed 1995·Granted Feb 11, 1997·30 cites·17 claims
- 4555US6088517AInterfacing direct memory access devices to a non-ISA busCOMPAQ COMPUTER CORP·Filed 1997·Granted Jul 11, 2000·20 cites·53 claims
- 4655US5884095ADirect memory access controller having programmable timingCOMPAQ COMPUTER CORP·Filed 1997·Granted Mar 16, 1999·23 cites·22 claims
- 4751US6209052B1System and method for suppressing processor cycles to memory until after a peripheral device write cycle is acknowledged by the memory arbiterCOMPAQ COMPUTER CORP·Filed 1998·Granted Mar 27, 2001·23 cites·18 claims
- 4849US5692216ADirect memory access controller having programmable timingCOMPAQ COMPUTER CORP·Filed 1996·Granted Nov 25, 1997·17 cites·10 claims
- 4945US8880958B2Interleaved architecture tracing and microarchitecture tracingVENKUMAHANTI SURESH K·Filed 2011·Granted Nov 4, 2014·0 cites·24 claims
- 5045US6249847B1Computer system with synchronous memory arbiter that permits asynchronous memory requestsCOMPAQ COMPUTER CORP·Filed 1998·Granted Jun 19, 2001·17 cites·13 claims
Showing the top 50 of 55 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Robert A. Lester files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →