Inventor · disambiguated record
Randy J. Caplan
Also filed as: CAPLAN RANDY · CAPLAN RANDY J · CAPLAN RANDY JACOB
10 granted patents·1 pending application·69 citations·filing 2004–2020
89Inventor score
Files withMOSAID TECHNOLOGIES INC5MOSAID TECHNOLOGIES CORP2CAPLAN RANDY J1CAPLAN RANDY JACOB1CONVERSANT INTELLECTUAL PROPERTY MAN INC1
Top patents by PatentIndex Score
11 records- 0190US7642836B2Systems and methods for minimizing static leakage of an integrated circuitMOSAID TECHNOLOGIES INC·Filed 2007·Granted Jan 5, 2010·14 cites·48 claims
- 0284US7382178B2Systems and methods for minimizing static leakage of an integrated circuitMOSAID TECHNOLOGIES CORP·Filed 2007·Granted Jun 3, 2008·9 cites·20 claims
- 0382US7982532B2Systems and methods for minimizing static leakage of an integrated circuitMOSAID TECHNOLOGIES INC·Filed 2009·Granted Jul 19, 2011·7 cites·27 claims
- 0481US8134406B2Systems and methods for minimizing static leakage of an integrated circuitCAPLAN RANDY J·Filed 2011·Granted Mar 13, 2012·5 cites·23 claims
- 0580US7868808B2Phase-locked loop circuitry using charge pumps with current mirror circuitryMOSAID TECHNOLOGIES INC·Filed 2010·Granted Jan 11, 2011·6 cites·12 claims
- 0674US7279956B2Systems and methods for minimizing static leakage of an integrated circuitMOSAID TECHNOLOGIES INC·Filed 2004·Granted Oct 9, 2007·18 cites·6 claims
- 0773US7750695B2Phase-locked loop circuitry using charge pumps with current mirror circuitryMOSAID TECHNOLOGIES INC·Filed 2005·Granted Jul 6, 2010·8 cites·28 claims
- 0869USRE49854ESystems and methods for minimizing static leakage of an integrated circuitMOSAID TECH INCORPORATED·Filed 2020·Granted Feb 27, 2024·0 cites·33 claims
- 0951USRE48410ESystems and methods for minimizing static leakage of an integrated circuitCONVERSANT INTELLECTUAL PROPERTY MAN INC·Filed 2014·Granted Jan 26, 2021·0 cites·28 claims
- 1049US7567133B2Phase-locked loop filter capacitance with a drag currentMOSAID TECHNOLOGIES CORP·Filed 2006·Granted Jul 28, 2009·2 cites·2 claims
- 1134US2012069478A1Integrated circuit esd protection using substrate in esd current pathCAPLAN RANDY JACOB·Filed 2010·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Randy J. Caplan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →