Inventor · disambiguated record
Jong-Tae Kwak
Also filed as: KWAK JONG-TAE
29 granted patents·1 pending application·991 citations·filing 2000–2008
98Inventor score
Top patents by PatentIndex Score
30 records- 0198US6573771B2Clock synchronization circuit having improved jitter propertyHYNIX SEMICONDUCTOR INC·Filed 2002·Granted Jun 3, 2003·94 cites·9 claims
- 0296US7161397B2Digital delay locked loop capable of correcting duty cycle and its methodHYNIX SEMICONDUCTOR INC·Filed 2004·Granted Jan 9, 2007·63 cites·26 claims
- 0396US6768361B2Clock synchronization circuitHYNIX SEMICONDUCTOR INC·Filed 2002·Granted Jul 27, 2004·78 cites·10 claims
- 0494US6677792B2Digital DLL apparatus for correcting duty cycle and method thereofHYNIX SEMICONDUCTOR INC·Filed 2002·Granted Jan 13, 2004·96 cites·24 claims
- 0593US7385428B2Digital delay locked loop capable of correcting duty cycle and its methodHYNIX SEMICONDUCTOR INC·Filed 2006·Granted Jun 10, 2008·28 cites·22 claims
- 0693US6956418B2Delay locked loop deviceHYNIX SEMICONDUCTOR INC·Filed 2003·Granted Oct 18, 2005·56 cites·12 claims
- 0792US6646939B2Low power type Rambus DRAMHYNIX SEMICONDUCTOR INC·Filed 2002·Granted Nov 11, 2003·76 cites·9 claims
- 0891US7142026B2Delay locked loop and its control method for correcting a duty ratio of a clock signalHYNIX SEMICONDUCTOR INC·Filed 2004·Granted Nov 28, 2006·48 cites·26 claims
- 0990US7375565B2Delay locked loop in semiconductor memory deviceHYNIX SEMICONDUCTOR INC·Filed 2004·Granted May 20, 2008·26 cites·10 claims
- 1090US7088159B2Register controlled delay locked loop and its control methodHYNIX SEMICONDUCTOR INC·Filed 2004·Granted Aug 8, 2006·46 cites·15 claims
- 1190US6772359B2Clock control circuit for Rambus DRAMHYUNDAI ELECTRONICS IND·Filed 2000·Granted Aug 3, 2004·80 cites·4 claims
- 1289US7057431B2Digital DLL apparatus for correcting duty cycle and method thereofHYNIX SEMICONDUCTOR INC·Filed 2002·Granted Jun 6, 2006·52 cites·20 claims
- 1389US7046059B2Delay locked loop and its control methodHYNIX SEMICONDUCTOR INC·Filed 2004·Granted May 16, 2006·50 cites·28 claims
- 1488US6853226B2Register controlled delay locked loop having an acceleration modeHYNIX SEMICONDUCTOR INC·Filed 2003·Granted Feb 8, 2005·41 cites·12 claims
- 1587US7046061B2Delayed locked loops and methods of driving the sameHYNIX SEMICONDUCTOR INC·Filed 2004·Granted May 16, 2006·31 cites·34 claims
- 1680US6825703B1Delay locked loop and method of driving the sameHYNIX SEMICONDUCTOR INC·Filed 2003·Granted Nov 30, 2004·29 cites·9 claims
- 1768US7733140B2Delay locked loop in semiconductor memory deviceHYNIX SEMICONDUCTOR INC·Filed 2008·Granted Jun 8, 2010·5 cites·25 claims
- 1867US7260010B2Refresh control circuit and method for multi-bank structure DRAMHYNIX SEMICONDUCTOR INC·Filed 2006·Granted Aug 21, 2007·5 cites·21 claims
- 1967US6775201B2Method and apparatus for outputting burst read dataHYNIX SEMICONDUCTOR INC·Filed 2002·Granted Aug 10, 2004·15 cites·17 claims
- 2066US6687843B2Rambus DRAM with clock control circuitry that reduces power consumptionHYUNDAI ELECTRONICS IND·Filed 2000·Granted Feb 3, 2004·15 cites·21 claims
- 2160US7099232B2Delay locked loop deviceHYNIX SEMICONDUCTOR INC·Filed 2004·Granted Aug 29, 2006·10 cites·19 claims
- 2258US7518940B2Control circuit for stable exit from power-down modeHYNIX SEMICONDUCTOR INC·Filed 2006·Granted Apr 14, 2009·3 cites·19 claims
- 2356USRE43775ERegister controlled delay locked loop and its control methodKWAK JONG-TAE·Filed 2008·Granted Oct 30, 2012·5 cites·15 claims
- 2456US7268601B2Delay locked loop and clock generation method thereofHYNIX SEMICONDUCTOR INC·Filed 2004·Granted Sep 11, 2007·9 cites·5 claims
- 2556US6567317B2Controlling output current rambus DRAMHYNIX SEMICONDUCTOR INC·Filed 2001·Granted May 20, 2003·9 cites·19 claims
- 2653US7145827B2Refresh control circuit and method for multi-bank structure DRAMHYNIX SEMICONDUCTOR INC·Filed 2004·Granted Dec 5, 2006·6 cites·13 claims
- 2751US7130237B2Control circuit for stable exit from power-down modeHYNIX SEMICONDUCTOR INC·Filed 2004·Granted Oct 31, 2006·5 cites·11 claims
- 2849US7145820B2Semiconductor memory device for reducing chip areaHYNIX SEMICONDUCTOR INC·Filed 2004·Granted Dec 5, 2006·4 cites·4 claims
- 2949US6246636B1Load signal generating circuit of a packet command driving type memory deviceHYUNDAI ELECTRONICS IND·Filed 2000·Granted Jun 12, 2001·6 cites·13 claims
- 3032US2005122796A1Delayed locked loop in semiconductor memory device and its control methodFiled 2004·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Jong-Tae Kwak files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →