Inventor · disambiguated record
Jeffrey S. Byrne
Also filed as: BYRNE JEFFREY · BYRNE JEFFREY S
10 granted patents·3 pending applications·236 citations·filing 1992–2020
90Inventor score
Files withCYRIX CORP4LATTICE SEMICONDUCTOR CORP4BYRNE JEFFREY2NAT SEMICONDUCTOR CORP2SYSTEMS & TECH RESEARCH LLC1
Top patents by PatentIndex Score
13 records- 0181US7737723B1Transparent field reconfiguration for programmable logic devicesLATTICE SEMICONDUCTOR CORP·Filed 2009·Granted Jun 15, 2010·9 cites·17 claims
- 0278US5524234ACoherency for write-back cache in a system designed for write-through cache including write-back latency controlCYRIX CORP·Filed 1994·Granted Jun 4, 1996·60 cites·13 claims
- 0377US7538574B1Transparent field reconfiguration for programmable logic devicesLATTICE SEMICONDUCTOR CORP·Filed 2005·Granted May 26, 2009·8 cites·30 claims
- 0474US5379240AShifter/rotator with preconditioned dataCYRIX CORP·Filed 1993·Granted Jan 3, 1995·67 cites·17 claims
- 0569US5860111ACoherency for write-back cache in a system designed for write-through cache including export-on-holdNAT SEMICONDUCTOR CORP·Filed 1995·Granted Jan 12, 1999·45 cites·14 claims
- 0663US5664149ACoherency for write-back cache in a system designed for write-through cache using an export/invalidate protocolCYRIX CORP·Filed 1993·Granted Sep 2, 1997·30 cites·6 claims
- 0755US11722641B2Digital image inference system with enhanced privacy protectionSYSTEMS & TECH RESEARCH LLC·Filed 2020·Granted Aug 8, 2023·0 cites·19 claims
- 0852US7269771B1Semiconductor device adapted for forming multiple scan chainsLATTICE SEMICONDUCTOR CORP·Filed 2003·Granted Sep 11, 2007·7 cites·27 claims
- 0949US2021219529A1Magnetic Braking SystemBYRNE JEFFREY·Filed 2020·Application pending·0 cites
- 1043US5878269AHigh speed processor for operation at reduced operating voltageNAT SEMICONDUCTOR CORP·Filed 1992·Granted Mar 2, 1999·8 cites·11 claims
- 1132US2010305857A1Method and System for Visual Collision Detection and EstimationBYRNE JEFFREY·Filed 2010·Application pending·0 cites
- 1232US2005071730A1Continuous self-verify of configuration memory in programmable logic devicesLATTICE SEMICONDUCTOR CORP·Filed 2003·Application pending·0 cites
- 1329US5490156ACross-coupled parity circuit with charging circuitry to improve response timeCYRIX CORP·Filed 1995·Granted Feb 6, 1996·2 cites·5 claims
Join the waitlist — get patent alerts
Get an alert when Jeffrey S. Byrne files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →