Inventor · disambiguated record
Chi-Hsuen Chang
Also filed as: CHANG CHI-HSUEN
7 granted patents·91 citations·filing 2004–2006
85Inventor score
Files withTAIWAN SEMICONDUCTOR MFG7
Top patents by PatentIndex Score
7 records- 0190US7205630B2Method and apparatus for a semiconductor device having low and high voltage transistorsTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Apr 17, 2007·27 cites·21 claims
- 0282US7301185B2High-voltage transistor device having an interlayer dielectric etch stop layer for preventing leakage and improving breakdown voltageTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Nov 27, 2007·34 cites·11 claims
- 0379US7521741B2Shielding structures for preventing leakages in high voltage MOS devicesTAIWAN SEMICONDUCTOR MFG·Filed 2006·Granted Apr 21, 2009·9 cites·20 claims
- 0472US7253114B2Self-aligned method for defining a semiconductor gate oxide in high voltage device areaTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Aug 7, 2007·6 cites·20 claims
- 0570US7196392B2Semiconductor structure for isolating integrated circuits of various operation voltagesTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Mar 27, 2007·5 cites·18 claims
- 0664US7498653B2Semiconductor structure for isolating integrated circuits of various operating voltagesTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Mar 3, 2009·3 cites·18 claims
- 0754US7436043B2N-well and N+ buried layer isolation by auto doping to reduce chip sizeTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Oct 14, 2008·7 cites·11 claims
Join the waitlist — get patent alerts
Get an alert when Chi-Hsuen Chang files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →