Inventor · disambiguated record
Chester Pawlowski
Also filed as: PAWLOWSKI CHESTER · PAWLOWSKI CHESTER W · PAWLOWSKI CHESTER WALENTY
9 granted patents·3 pending applications·311 citations·filing 1992–2023
90Inventor score
Top patents by PatentIndex Score
12 records- 0183US12326811B2Fault tolerant systems and methods using shared memory configurationsSTRATUS TECH IRELAND LTD·Filed 2022·Granted Jun 10, 2025·1 cites·21 claims
- 0283US6085263AMethod and apparatus for employing commit-signals and prefetching to maintain inter-reference ordering in a high-performance I/O processorCOMPAQ COMPUTER CORP·Filed 1997·Granted Jul 4, 2000·111 cites·18 claims
- 0382US11586514B2High reliability fault tolerant computer architectureSTRATUS TECH IRELAND LTD·Filed 2019·Granted Feb 21, 2023·4 cites·20 claims
- 0471US5787475AControlled prefetching of data requested by a peripheralDIGITAL EQUIPMENT CORP·Filed 1997·Granted Jul 28, 1998·67 cites·8 claims
- 0567US5712858ATest methodology for exceeding tester pin count for an asic deviceDIGITAL EQUIPMENT CORP·Filed 1996·Granted Jan 27, 1998·33 cites·5 claims
- 0663US5682551ASystem for checking the acceptance of I/O request to an interface using software visible instruction which provides a status signal and performs operations in response theretoDIGITAL EQUIPMENT CORP·Filed 1993·Granted Oct 28, 1997·40 cites·30 claims
- 0763US2023185681A1High reliability fault tolerant computer architectureSTRATUS TECH IRELAND LTD·Filed 2023·Application pending·0 cites
- 0851US5469547AAsynchronous bus interface for generating individual handshake signal for each data transfer based on associated propagation delay within a transactionDIGITAL EQUIPMENT CORP·Filed 1992·Granted Nov 21, 1995·24 cites·10 claims
- 0948US5592685ASynchronous/asynchronous partitioning of an asynchronous bus interfaceDIGITAL EQUIPMENT CORP·Filed 1992·Granted Jan 7, 1997·21 cites·17 claims
- 1041US2002029358A1Method and apparatus for delivering error interrupts to a processor of a modular, multiprocessor systemFiled 2001·Application pending·0 cites
- 1140US2001037426A1Interrupt handling via a proxy processorFiled 2001·Application pending·0 cites
- 1237US5652837AMechanism for screening commands issued over a communications bus for selective execution by a processorDIGITAL EQUIPMENT CORP·Filed 1995·Granted Jul 29, 1997·10 cites·7 claims
Join the waitlist — get patent alerts
Get an alert when Chester Pawlowski files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →