Inventor · disambiguated record
Charles F. Marino
Also filed as: MARINO CHARLES · MARINO CHARLES F · MARINO CHARLES FRANCIS
44 granted patents·1 pending application·137 citations·filing 1997–2022
97Inventor score
Top patents by PatentIndex Score
45 records- 0195US9342387B1Hardware-assisted interthread push communicationIBM·Filed 2015·Granted May 17, 2016·13 cites·6 claims
- 0292US9286148B1Hardware-assisted interthread push communicationIBM·Filed 2014·Granted Mar 15, 2016·13 cites·13 claims
- 0391US11580058B1Hierarchical ring-based interconnection network for symmetric multiprocessorsIBM·Filed 2021·Granted Feb 14, 2023·2 cites·25 claims
- 0488US9176877B2Provision of early data from a lower level cache memoryIBM·Filed 2013·Granted Nov 3, 2015·10 cites·9 claims
- 0587US9058273B1Frequency determination across an interface of a data processing systemIBM·Filed 2013·Granted Jun 16, 2015·9 cites·12 claims
- 0683US9626229B1Processor performance monitoring unit synchronizationIBM·Filed 2016·Granted Apr 18, 2017·4 cites·20 claims
- 0781US10223186B2Coherency error detection and reporting in a processorIBM·Filed 2017·Granted Mar 5, 2019·3 cites·18 claims
- 0879US9208091B2Coherent attached processor proxy having hybrid directoryIBM·Filed 2013·Granted Dec 8, 2015·4 cites·14 claims
- 0974US9495314B2Determining command rate based on dropped commandsIBM·Filed 2014·Granted Nov 15, 2016·2 cites·7 claims
- 1074US9495312B2Determining command rate based on dropped commandsIBM·Filed 2013·Granted Nov 15, 2016·2 cites·15 claims
- 1173US10606777B2Dropped command truncation for efficient queue utilization in multiprocessor data processing systemIBM·Filed 2018·Granted Mar 31, 2020·1 cites·20 claims
- 1272US9367505B2Coherency overcommitIBM·Filed 2014·Granted Jun 14, 2016·2 cites·8 claims
- 1372US9069674B2Coherent proxy for attached processorIBM·Filed 2012·Granted Jun 30, 2015·2 cites·20 claims
- 1471US10394636B2Techniques for managing a hang condition in a data processing system with shared memoryIBM·Filed 2017·Granted Aug 27, 2019·1 cites·20 claims
- 1571US9563594B2Intercomponent data communication between multiple time zonesIBM·Filed 2014·Granted Feb 7, 2017·2 cites·13 claims
- 1671US9367504B2Coherency overcommitIBM·Filed 2013·Granted Jun 14, 2016·2 cites·15 claims
- 1771US9286220B2Provision of early data from a lower level cache memoryIBM·Filed 2013·Granted Mar 15, 2016·2 cites·6 claims
- 1871US8370595B2Aggregate data processing system having multiple overlapping synthetic computersIBM·Filed 2009·Granted Feb 5, 2013·4 cites·26 claims
- 1969US12099463B2Hierarchical ring-based interconnection network for symmetric multiprocessorsIBM·Filed 2022·Granted Sep 24, 2024·0 cites·10 claims
- 2068US10275379B2Managing starvation in a distributed arbitration schemeIBM·Filed 2017·Granted Apr 30, 2019·1 cites·20 claims
- 2167US6999105B2Image scaling employing horizontal partitioningIBM·Filed 2003·Granted Feb 14, 2006·14 cites·23 claims
- 2267US6784893B2Raster operation unitIBM·Filed 2002·Granted Aug 31, 2004·7 cites·17 claims
- 2365US9251111B2Command rate configuration in data processing systemIBM·Filed 2013·Granted Feb 2, 2016·1 cites·13 claims
- 2465US9208092B2Coherent attached processor proxy having hybrid directoryIBM·Filed 2013·Granted Dec 8, 2015·1 cites·5 claims
- 2564US6803922B2Pixel formatter for two-dimensional graphics engine of set-top box systemIBM·Filed 2002·Granted Oct 12, 2004·10 cites·20 claims
- 2662US7917730B2Processor chip with multiple computing elements and external i/o interfaces connected to perpendicular interconnection trunks communicating coherency signals via intersection bus controllerIBM·Filed 2008·Granted Mar 29, 2011·2 cites·23 claims
- 2761US9419625B2Dynamic prescaling for performance countersIBM·Filed 2014·Granted Aug 16, 2016·1 cites·14 claims
- 2861US7865650B2Processor with coherent bus controller at perpendicularly intersecting axial bus layout for communication among SMP compute elements and off-chip I/O elementsIBM·Filed 2008·Granted Jan 4, 2011·2 cites·23 claims
- 2958US10552354B2Managing starvation in a distributed arbitration schemeIBM·Filed 2019·Granted Feb 4, 2020·0 cites·20 claims
- 3058US9454484B2Integrated circuit system having decoupled logical and physical interfacesIBM·Filed 2014·Granted Sep 27, 2016·0 cites·16 claims
- 3157US9575921B2Command rate configuration in data processing systemIBM·Filed 2014·Granted Feb 21, 2017·0 cites·7 claims
- 3256US9582442B2Intercomponent data communication between different processorsIBM·Filed 2014·Granted Feb 28, 2017·0 cites·14 claims
- 3356US9122608B2Frequency determination across an interface of a data processing systemIBM·Filed 2014·Granted Sep 1, 2015·0 cites·6 claims
- 3455US9569394B2Intercomponent data communicationIBM·Filed 2014·Granted Feb 14, 2017·0 cites·7 claims
- 3555US9384157B2Intercomponent data communicationIBM·Filed 2014·Granted Jul 5, 2016·0 cites·6 claims
- 3655US9086975B2Coherent proxy for attached processorIBM·Filed 2013·Granted Jul 21, 2015·0 cites·8 claims
- 3753US10664398B2Link-level cyclic redundancy check replay for non-blocking coherence flowIBM·Filed 2018·Granted May 26, 2020·0 cites·20 claims
- 3852US5986714AMethod, apparatus and computer program product for selectively reducing bandwidth of real-time video dataIBM·Filed 1997·Granted Nov 16, 1999·13 cites·16 claims
- 3951US9515663B2Dynamic prescaling for performance countersIBM·Filed 2016·Granted Dec 6, 2016·0 cites·10 claims
- 4051US8656128B2Aggregate data processing system having multiple overlapping synthetic computersGUTHRIE GUY L·Filed 2012·Granted Feb 18, 2014·0 cites·30 claims
- 4149US8893126B2Binding a process to a special purpose processing element having characteristics of a processorARIMILLI LAKSHMINARAYANA B·Filed 2008·Granted Nov 18, 2014·0 cites·20 claims
- 4247US10642760B2Techniques for command arbitation in symmetric multiprocessor systemsIBM·Filed 2017·Granted May 5, 2020·0 cites·6 claims
- 4342US6061403AComputer program product for selectively reducing bandwidth of real-time video dataIBM·Filed 1999·Granted May 9, 2000·7 cites·17 claims
- 4439US2003137523A1Enhanced blending unit performance in graphics systemIBM·Filed 2002·Application pending·0 cites
- 4536US8429382B2Information handling system including a multiple compute element processor with distributed data on-ramp data-off ramp topologyCARGNONI ROBERT ALAN·Filed 2008·Granted Apr 23, 2013·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Charles F. Marino files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →