Inventor · disambiguated record
Andrew Ferko
Also filed as: FERKO ANDREW
4 granted patents·49 citations·filing 2001–2009
75Inventor score
Technology areasG01R
Top patents by PatentIndex Score
4 records- 0184US6782501B2System for reducing test data volume in the testing of logic productsCADENCE DESIGN SYSTEMS INC·Filed 2001·Granted Aug 24, 2004·34 cites·18 claims
- 0267US8209141B2System and method for automatically generating test patterns for at-speed structural test of an integrated circuit device using an incremental approach to reduce test pattern countBASSETT ROBERT W·Filed 2009·Granted Jun 26, 2012·7 cites·25 claims
- 0357US7900112B2System and method for digital logic testingIBM·Filed 2008·Granted Mar 1, 2011·4 cites·20 claims
- 0446US7103816B2Method and system for reducing test data volume in the testing of logic productsCADENCE DESIGN SYSTEMS INC·Filed 2001·Granted Sep 5, 2006·4 cites·6 claims
Join the waitlist — get patent alerts
Get an alert when Andrew Ferko files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →