Inventor · disambiguated record
Gerald G. Fagerness
Also filed as: FAGERNESS GERALD G · FAGERNESS GERALD GREGORY
7 granted patents·262 citations·filing 1996–2005
87Inventor score
Top patents by PatentIndex Score
7 records- 0177US5796972AMethod and apparatus for performing microcode paging during instruction execution in an instruction processorUNISYS CORP·Filed 1997·Granted Aug 18, 1998·91 cites·48 claims
- 0269US5829012ASystem for programmably providing modified read signals within a ROM-based memoryUNISYS CORP·Filed 1996·Granted Oct 27, 1998·65 cites·20 claims
- 0368US6151664AProgrammable SRAM and DRAM cache interface with preset access prioritiesIBM·Filed 1999·Granted Nov 21, 2000·50 cites·26 claims
- 0467US5862151AArray self-test fault tolerant programmable threshold algorithmUNISYS CORP·Filed 1997·Granted Jan 19, 1999·29 cites·29 claims
- 0566US7523367B2Method and apparatus to verify non-deterministic results in an efficient random mannerIBM·Filed 2005·Granted Apr 21, 2009·6 cites·6 claims
- 0660US5831988AFault isolating to a block of ROMUNISYS CORP·Filed 1997·Granted Nov 3, 1998·21 cites·15 claims
- 0736US8213428B2Methods and apparatus for indexing memory of a network processorFAGERNESS GERALD G·Filed 2003·Granted Jul 3, 2012·0 cites·15 claims
Join the waitlist — get patent alerts
Get an alert when Gerald G. Fagerness files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →