Inventor · disambiguated record
Andrew D. Davies
Also filed as: DAVIES ANDREW D · DAVIES ANDREW DOUGLAS · DAVIES ANDREW G
21 granted patents·3 pending applications·101 citations·filing 1999–2022
93Inventor score
Top patents by PatentIndex Score
24 records- 0198US11683026B1Calibrating signal currents in a radio frequency signal generatorIBM·Filed 2022·Granted Jun 20, 2023·12 cites·25 claims
- 0291US11539347B1Current-mode frequency translation circuit with programmable gainIBM·Filed 2021·Granted Dec 27, 2022·2 cites·23 claims
- 0382US11496094B1Voltage-controlled oscillator with centertap biasIBM·Filed 2021·Granted Nov 8, 2022·1 cites·19 claims
- 0478US6925549B2Asynchronous pipeline control interface using tag values to control passing data through successive pipeline stagesIBM·Filed 2000·Granted Aug 2, 2005·27 cites·15 claims
- 0570US6326814B1Method and apparatus for enhancing noise tolerance in dynamic silicon-on-insulator logic gatesIBM·Filed 2000·Granted Dec 4, 2001·16 cites·16 claims
- 0669US6329846B1Cross-coupled dual rail dynamic logic circuitIBM·Filed 2000·Granted Dec 11, 2001·14 cites·14 claims
- 0762US11750180B2High frequency AC coupled self-biased dividerIBM·Filed 2021·Granted Sep 5, 2023·0 cites·20 claims
- 0859US9059660B1Variable frequency oscillator with specialized inverter stagesIBM·Filed 2013·Granted Jun 16, 2015·1 cites·12 claims
- 0954US6094072AMethods and apparatus for bipolar elimination in silicon-on-insulator (SOI) domino circuitsIBM·Filed 1999·Granted Jul 25, 2000·15 cites·12 claims
- 1053US6462581B1Programmable timing boundary in dynamic circuitsIBM·Filed 2000·Granted Oct 8, 2002·6 cites·14 claims
- 1152US9438209B2Implementing clock receiver with low jitter and enhanced duty cycleIBM·Filed 2014·Granted Sep 6, 2016·0 cites·12 claims
- 1250US9571069B2Implementing clock receiver with low jitter and enhanced duty cycleIBM·Filed 2015·Granted Feb 14, 2017·0 cites·5 claims
- 1347US7940878B2Unlock mode in source synchronous receiversIBM·Filed 2007·Granted May 10, 2011·0 cites·20 claims
- 1442US7202732B2Transimpedance amplifier with linearized transconductance feedbackJDS UNIPHASE CORP·Filed 2004·Granted Apr 10, 2007·3 cites·15 claims
- 1542US2003110431A1Scanning an allowed value into a group of latchesIBM·Filed 2001·Application pending·0 cites
- 1642US2003191619A1Method and apparatus for implementing noise immunity and minimizing delay of CMOS logic circuitsIBM·Filed 2002·Application pending·0 cites
- 1741US10326450B2Implementing cascade level shifter for analog voltageIBM·Filed 2017·Granted Jun 18, 2019·0 cites·20 claims
- 1840US10116260B2VCO selection and amplitude management using center tap inductorIBM·Filed 2015·Granted Oct 30, 2018·0 cites·14 claims
- 1935US6808998B2Method for elimination of parasitic bipolar action in silicon on insulator (SOI) dynamic logic circuitsIBM·Filed 2000·Granted Oct 26, 2004·0 cites·10 claims
- 2034US6407584B1Charge booster for CMOS dynamic circuitsIBM·Filed 2000·Granted Jun 18, 2002·0 cites·21 claims
- 2132US6365934B1Method and apparatus for elimination of parasitic bipolar action in complementary oxide semiconductor (CMOS) silicon on insulator (SOI) circuitsIBM·Filed 1999·Granted Apr 2, 2002·2 cites·18 claims
- 2232US6337584B1Method and apparatus for reducing bipolar current effects in silicon-on-insulator (SOI) dynamic logic circuitsIBM·Filed 1999·Granted Jan 8, 2002·2 cites·17 claims
- 2332US2003211547A1Large conductance calcium-dependent potassium channel as modulator of alcohol effects and consumptionFiled 2001·Application pending·0 cites
- 2429US6502119B1High speed microprocessor zero detection circuit with 32-bit and 64-bit modesIBM·Filed 1999·Granted Dec 31, 2002·0 cites·10 claims
Join the waitlist — get patent alerts
Get an alert when Andrew D. Davies files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →