Inventor · disambiguated record
Sudarshan Udayashankar
Also filed as: UDAYASHANKAR SUDARSHAN
7 granted patents·10 citations·filing 2010–2022
75Inventor score
Files withTEXAS INSTRUMENTS INC4DOORENBOS JERRY L1TEXAS INSTRUMENTS DEUTSCHLAND1UDAYASHANKAR SUDARSHAN1
Top patents by PatentIndex Score
7 records- 0177US9704637B2Method and apparatus for demagnetizing transformer cores in closed loop magnetic current sensorsTEXAS INSTRUMENTS DEUTSCHLAND·Filed 2014·Granted Jul 11, 2017·4 cites·20 claims
- 0274US8164364B2Circuitry and method for preventing base-emitter junction reverse bias in comparator differential input transistor pairDOORENBOS JERRY L·Filed 2010·Granted Apr 24, 2012·5 cites·20 claims
- 0368US11616504B2OPAMP overload power limit circuit, system, and a method thereofTEXAS INSTRUMENTS INC·Filed 2022·Granted Mar 28, 2023·0 cites·20 claims
- 0461US11309882B2OPAMP overload power limit circuit, system, and a method thereofTEXAS INSTRUMENTS INC·Filed 2019·Granted Apr 19, 2022·0 cites·8 claims
- 0550US11777463B2Multipath programmable gain instrumentation amplifier frontendTEXAS INSTRUMENTS INC·Filed 2021·Granted Oct 3, 2023·0 cites·19 claims
- 0646US8610484B2Bipolar transistor anti-saturation clamp using auxiliary bipolar stage, and methodUDAYASHANKAR SUDARSHAN·Filed 2010·Granted Dec 17, 2013·1 cites·31 claims
- 0738US10333478B1Slew boost disable for an operational amplifierTEXAS INSTRUMENTS INC·Filed 2017·Granted Jun 25, 2019·0 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Sudarshan Udayashankar files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →