Inventor · disambiguated record
Jose V. Siles
Also filed as: SILES JOSE V · Siles Jose
3 granted patents·10 citations·filing 2013–2016
61Inventor score
Files withCALIFORNIA INST OF TECHN3
Top patents by PatentIndex Score
3 records- 0179US10100858B2Wafer-to-wafer alignment methodCALIFORNIA INST OF TECHN·Filed 2016·Granted Oct 16, 2018·4 cites·5 claims
- 0274US9791321B2340 GHz multipixel transceiverCALIFORNIA INST OF TECHN·Filed 2013·Granted Oct 17, 2017·6 cites·13 claims
- 0348US9512863B2Silicon alignment pins: an easy way to realize a wafer-to-wafer alignmentCALIFORNIA INST OF TECHN·Filed 2013·Granted Dec 6, 2016·0 cites·11 claims
Join the waitlist — get patent alerts
Get an alert when Jose V. Siles files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →