Inventor · disambiguated record
Hiranmay Biswas
Also filed as: BISWAS HIRANMAY
35 granted patents·5 pending applications·49 citations·filing 2017–2025
96Inventor score
Files withTAIWAN SEMICONDUCTOR MFG CO LTD40
Top patents by PatentIndex Score
40 records- 0198US11727183B2Method of fabricating semiconductor device including standard-cell-adapted power grid arrangementTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Aug 15, 2023·3 cites·20 claims
- 0298US11347922B2Method of fabricating semiconductor device including standard-cell-adapted power grid arrangementTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted May 31, 2022·4 cites·20 claims
- 0397US11775725B2System and computer program product for integrated circuit designTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Oct 3, 2023·3 cites·20 claims
- 0497US11068638B2Power grid, IC and method for placing power gridTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Jul 20, 2021·4 cites·20 claims
- 0594US11205032B2Integrated circuit design method, system and computer program productTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Dec 21, 2021·6 cites·20 claims
- 0692US11669671B2Semiconductor device including PG-aligned cells and method of generating layout of sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Jun 6, 2023·2 cites·20 claims
- 0791US11251124B2Power grid structures and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Feb 15, 2022·6 cites·20 claims
- 0890US10943045B2Semiconductor device including standard-cell-adapted power grid arrangement and method for generating layout diagram of sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Mar 9, 2021·4 cites·20 claims
- 0990US10878163B2Semiconductor device including PG-aligned cells and method of generating layout of sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Dec 29, 2020·5 cites·20 claims
- 1088US2025117564A1Method of fabricating semiconductor device including standard-cell-adapted power grid arrangementTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 1184US12243821B2Conductive line structures and method of forming sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Granted Mar 4, 2025·0 cites·20 claims
- 1284US12182488B2Semiconductor device including standard-cell-adapted power grid arrangementTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Dec 31, 2024·0 cites·20 claims
- 1384US10360337B2Method of forming conductive grid of integrated circuitTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Jul 23, 2019·3 cites·20 claims
- 1482US10936785B2Inter-cell leakage-reducing method of generating layout diagram and system for sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Mar 2, 2021·4 cites·20 claims
- 1579US12019972B2Method and system of forming semiconductor deviceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Jun 25, 2024·0 cites·20 claims
- 1678US11908853B2Integrated circuit and method of generating integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Feb 20, 2024·0 cites·20 claims
- 1777US12112117B2Method of manufacturing a semiconductor device including PG-aligned cellsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Oct 8, 2024·0 cites·20 claims
- 1877US10922470B2Method and system of forming semiconductor deviceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Feb 16, 2021·1 cites·20 claims
- 1977US2025167120A1Conductive line structures and method of forming sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 2075US2024394458A1Method of generating layout diagram including merged pillar structuresTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 2175US2023401370A1Method, system and computer program product for integrated circuit designTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Application pending·0 cites
- 2274US11935833B2Method of forming power grid structuresTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Mar 19, 2024·0 cites·20 claims
- 2374US10515944B2Integrated circuit and method of generating integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Dec 24, 2019·1 cites·20 claims
- 2473US11651136B2Method and system of forming semiconductor deviceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted May 16, 2023·0 cites·20 claims
- 2573US10664641B2Integrated device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted May 26, 2020·1 cites·20 claims
- 2673US10515178B2Merged pillar structures and method of generating layout diagram of sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Dec 24, 2019·1 cites·20 claims
- 2772US12067337B2Power grid, IC and method for placing power gridTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Aug 20, 2024·0 cites·20 claims
- 2871US2021374317A1Method of generating layout diagram including dummy pattern conversion and system of generating sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Application pending·0 cites
- 2970US11552068B2Integrated circuit and method of generating integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Jan 10, 2023·0 cites·20 claims
- 3070US11227093B2Method and system of forming semiconductor deviceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Jan 18, 2022·0 cites·20 claims
- 3170US10867916B2Via sizing for IR drop reductionTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Dec 15, 2020·1 cites·22 claims
- 3265US11087063B2Method of generating layout diagram including dummy pattern conversion and system of generating sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Aug 10, 2021·0 cites·20 claims
- 3364US12106030B2Method of forming merged pillar structures and method of generating layout diagram of sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Oct 1, 2024·0 cites·20 claims
- 3464US10977415B2Integrated device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Apr 13, 2021·0 cites·18 claims
- 3563US10964685B2Integrated circuit and method of generating integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Mar 30, 2021·0 cites·20 claims
- 3660US11211327B2Via sizing for IR drop reductionTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Dec 28, 2021·0 cites·23 claims
- 3760US11157677B2Merged pillar structures and method of generating layout diagram of sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Oct 26, 2021·0 cites·20 claims
- 3859US10867103B2Method and system for forming conductive grid of integrated circuitTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Dec 15, 2020·0 cites·20 claims
- 3959US10672709B2Power grid, IC and method for placing power gridTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Jun 2, 2020·0 cites·20 claims
- 4054US10509888B1System and method for forming integrated deviceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Dec 17, 2019·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Hiranmay Biswas files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →