Inventor · disambiguated record
Giuseppe Larosa
Also filed as: LAROSA GIUSEPPE
6 granted patents·195 citations·filing 1999–2006
85Inventor score
Top patents by PatentIndex Score
6 records- 0188US6762966B1Method and circuit to investigate charge transfer array transistor characteristics and aging under realistic stress and its implementation to DRAM MOSFET array transistorIBM·Filed 2003·Granted Jul 13, 2004·55 cites·17 claims
- 0283US7451230B2Evaluating connectivity on data-communication networksTELECOM ITALIA SPA·Filed 2003·Granted Nov 11, 2008·67 cites·14 claims
- 0379US6521493B1Semiconductor device with STI sidewall implantIBM·Filed 2000·Granted Feb 18, 2003·28 cites·24 claims
- 0471US8050193B2Method for determining prospective peering partners for an internet service providerTELECOM ITALIA SPA·Filed 2006·Granted Nov 1, 2011·9 cites·17 claims
- 0566US6762447B1Field-shield-trench isolation for gigabit DRAMsINFINEON TECHNOLOGIES CORP·Filed 1999·Granted Jul 13, 2004·33 cites·15 claims
- 0635US6867472B2Reduced hot carrier induced parasitic sidewall device activation in isolated buried channel devices by conductive buried channel depth optimizationINFINEON TECHNOLOGIES AG·Filed 2003·Granted Mar 15, 2005·3 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Giuseppe Larosa files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →