Inventor · disambiguated record
Vasant Rao
Also filed as: RAO VASANT · RAO VASANT B
24 granted patents·5 pending applications·75 citations·filing 2002–2024
94Inventor score
Top patents by PatentIndex Score
29 records- 0185US9690899B2Prioritized path tracing in statistical timing analysis of integrated circuitsIBM·Filed 2015·Granted Jun 27, 2017·5 cites·17 claims
- 0285US7325210B2Hybrid linear wire model approach to tuning transistor widths of circuits with RC interconnectIBM·Filed 2005·Granted Jan 29, 2008·17 cites·13 claims
- 0382US9501608B1Timing analysis of circuits using sub-circuit timing modelsIBM·Filed 2015·Granted Nov 22, 2016·4 cites·20 claims
- 0481US10394986B2Model order reduction in transistor level timingIBM·Filed 2018·Granted Aug 27, 2019·2 cites·10 claims
- 0578US9613171B1Multi-cycle signal identification for static timing analysisIBM·Filed 2016·Granted Apr 4, 2017·2 cites·18 claims
- 0677US11093675B1Statistical timing analysis considering multiple-input switchingIBM·Filed 2020·Granted Aug 17, 2021·1 cites·20 claims
- 0777US9836572B2Incremental common path pessimism analysisIBM·Filed 2015·Granted Dec 5, 2017·2 cites·17 claims
- 0871US8201120B2Timing point selection for a static timing analysis in the presence of interconnect electrical elementsSOREFF JEFFREY P·Filed 2010·Granted Jun 12, 2012·4 cites·21 claims
- 0971US6763504B2Method for reducing RC parasitics in interconnect networks of an integrated circuitIBM·Filed 2002·Granted Jul 13, 2004·20 cites·10 claims
- 1069US7353359B2Affinity-based clustering of vectors for partitioning the columns of a matrixIBM·Filed 2003·Granted Apr 1, 2008·11 cites·12 claims
- 1166US9785737B2Parallel multi-threaded common path pessimism removal in multiple pathsIBM·Filed 2015·Granted Oct 10, 2017·1 cites·20 claims
- 1265US10031988B2Model order reduction in transistor level timingIBM·Filed 2014·Granted Jul 24, 2018·1 cites·15 claims
- 1364US10949593B2Model order reduction in transistor level timingIBM·Filed 2019·Granted Mar 16, 2021·0 cites·11 claims
- 1460US7958484B2Affinity-based clustering of vectors for partitioning the columns of a matrixIBM·Filed 2007·Granted Jun 7, 2011·1 cites·18 claims
- 1558US7870515B2System and method for improved hierarchical analysis of electronic circuitsIBM·Filed 2008·Granted Jan 11, 2011·1 cites·21 claims
- 1657US8776004B2Method for improving static timing analysis and optimizing circuits using reverse mergeBORKAM FRANK·Filed 2011·Granted Jul 8, 2014·2 cites·15 claims
- 1757US8655634B2Modeling loading effects of a transistor networkHATHAWAY DAVID J·Filed 2010·Granted Feb 18, 2014·1 cites·17 claims
- 1856US10360329B2Multi-cycle signal identification for static timing analysisIBM·Filed 2017·Granted Jul 23, 2019·0 cites·14 claims
- 1955US10325059B2Incremental common path pessimism analysisIBM·Filed 2017·Granted Jun 18, 2019·0 cites·20 claims
- 2053US2025258986A1Automated signal electromigration analysis for logic circuit designIBM·Filed 2024·Application pending·0 cites
- 2152US8112735B2Affinity-based clustering of vectors for partitioning the columns of a matrixKALAFALA KERIM·Filed 2008·Granted Feb 7, 2012·0 cites·12 claims
- 2251US2024330556A1Location aware timing analysis of a digital integrated circuitIBM·Filed 2023·Application pending·0 cites
- 2347US9760665B2Validating variation of timing constraint measurementsIBM·Filed 2015·Granted Sep 12, 2017·0 cites·10 claims
- 2446US9760664B2Validating variation of timing constraint measurementsIBM·Filed 2015·Granted Sep 12, 2017·0 cites·10 claims
- 2544US7643981B2Pulse waveform timing in EinsTLT templatesIBM·Filed 2004·Granted Jan 5, 2010·0 cites·18 claims
- 2642US2007234253A1Multiple mode approach to building static timing models for digital transistor circuitsIBM·Filed 2006·Application pending·0 cites
- 2741US9659121B1Deterministic and statistical timing modeling for differential circuitsIBM·Filed 2015·Granted May 23, 2017·0 cites·20 claims
- 2839US2003182639A1Circuit simulator system and methodIBM·Filed 2002·Application pending·0 cites
- 2938US2019138916A1Cognitive system to iteratively expand a knowledge baseIBM·Filed 2017·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Vasant Rao files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →