Inventor · disambiguated record
Sundaravarathan R. Iyengar
Also filed as: IYENGAR SUNDARAVARATHAN R · IYENGAR SUNDARAVARATHAN RAJAGO
12 granted patents·221 citations·filing 1990–2014
91Inventor score
Technology areasG06F
Top patents by PatentIndex Score
12 records- 0179US8904205B2Increasing power efficiency of turbo mode operation in a processorINTEL CORP·Filed 2014·Granted Dec 2, 2014·4 cites·20 claims
- 0279US8683240B2Increasing power efficiency of turbo mode operation in a processorINTEL CORP·Filed 2013·Granted Mar 25, 2014·4 cites·19 claims
- 0376US5210845AController for two-way set associative cacheINTEL CORP·Filed 1990·Granted May 11, 1993·75 cites·3 claims
- 0472US8862918B2Efficient frequency boost operationGANESAN BASKARAN·Filed 2011·Granted Oct 14, 2014·4 cites·27 claims
- 0569US5699548AMethod and apparatus for selecting a mode for updating external memoryINTEL CORP·Filed 1995·Granted Dec 16, 1997·67 cites·14 claims
- 0646US5530833AApparatus and method for updating LRU pointer in a controller for two-way set associative cacheINTEL CORP·Filed 1995·Granted Jun 25, 1996·18 cites·3 claims
- 0746US5367659ATag initialization in a controller for two-way set associative cacheINTEL CORP·Filed 1994·Granted Nov 22, 1994·18 cites·3 claims
- 0844US8793515B2Increasing power efficiency of turbo mode operation in a processorBURNS JAMES S·Filed 2011·Granted Jul 29, 2014·0 cites·21 claims
- 0939US5669014ASystem and method having processor with selectable burst or no-burst write back mode depending upon signal indicating the system is configured to accept bit width larger than the bus widthINTEL CORP·Filed 1994·Granted Sep 16, 1997·11 cites·5 claims
- 1035US5724547ALRU pointer updating in a controller for two-way set associative cacheINTEL CORP·Filed 1996·Granted Mar 3, 1998·7 cites·20 claims
- 1134US5392417AProcessor cycle tracking in a controller for two-way set associative cacheINTEL CORP·Filed 1994·Granted Feb 21, 1995·7 cites·2 claims
- 1233US5768558AIdentification of the distinction between the beginning of a new write back cycle and an ongoing write cycleINTEL CORP·Filed 1996·Granted Jun 16, 1998·6 cites·11 claims
Join the waitlist — get patent alerts
Get an alert when Sundaravarathan R. Iyengar files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →