Inventor · disambiguated record
James D. Barnette
Also filed as: BARNETTE JAMES D · BARNETTE JAMES DAVID
21 granted patents·2 pending applications·520 citations·filing 1997–2024
95Inventor score
Files withSILICON LAB INC11SKYWORKS SOLUTIONS INC3BARNETTE JAMES D2LUCENT TECHNOLOGIES INC2ROCK JASON C2
Top patents by PatentIndex Score
23 records- 0198US11038521B1Spur and quantization noise cancellation for PLLS with non-linear phase detectionSILICON LAB INC·Filed 2020·Granted Jun 15, 2021·13 cites·20 claims
- 0297US10727845B1Use of a virtual clock in a PLL to maintain a closed loop systemSILICON LAB INC·Filed 2019·Granted Jul 28, 2020·33 cites·22 claims
- 0396US10951216B1Synchronization of clock signals generated using output dividersSILICON LAB INC·Filed 2019·Granted Mar 16, 2021·20 cites·20 claims
- 0496US10826507B1Fractional divider with error correctionSILICON LAB INC·Filed 2019·Granted Nov 3, 2020·17 cites·20 claims
- 0596US10727844B1Reference clock frequency change handling in a phase-locked loopSILICON LAB INC·Filed 2019·Granted Jul 28, 2020·18 cites·21 claims
- 0695US6970511B1Interpolator, a resampler employing the interpolator and method of interpolating a signal associated therewithLUCENT TECHNOLOGIES INC·Filed 2000·Granted Nov 29, 2005·93 cites·49 claims
- 0794US6055619ACircuits, system, and methods for processing multiple data streamsCIRRUS LOGIC INC·Filed 1997·Granted Apr 25, 2000·265 cites·30 claims
- 0889US10608649B1Relative frequency offset error and phase error detection for clocksSILICON LAB INC·Filed 2018·Granted Mar 31, 2020·12 cites·18 claims
- 0986US8923341B2Method for switching master/slave timing in a 1000BASE-T link without traffic disruptionBARNETTE JAMES D·Filed 2011·Granted Dec 30, 2014·10 cites·11 claims
- 1083US11245406B2Method for generation of independent clock signals from the same oscillatorSILICON LAB INC·Filed 2020·Granted Feb 8, 2022·3 cites·22 claims
- 1182US10693475B1Gradual frequency transition with a frequency stepSILICON LAB INC·Filed 2019·Granted Jun 23, 2020·4 cites·19 claims
- 1281US11526135B2Using time-to-digital converters to delay signals with high accuracy and large rangeSKYWORKS SOLUTIONS INC·Filed 2019·Granted Dec 13, 2022·3 cites·20 claims
- 1380US12019406B2Using time-to-digital converters to delay signals with high accuracy and large rangeSKYWORKS SOLUTIONS INC·Filed 2022·Granted Jun 25, 2024·1 cites·18 claims
- 1480US10819354B2Accurate and reliable digital PLL lock indicatorSILICON LAB INC·Filed 2019·Granted Oct 27, 2020·4 cites·21 claims
- 1580US10651862B1Locking a PLL to the nearest edge of the input clock when the input clock is divided down before use in the PLLSILICON LAB INC·Filed 2019·Granted May 12, 2020·4 cites·20 claims
- 1674US7542536B2Resampler for a bit pump and method of resampling a signal associated therewithALCATEL LUCENT USA INC·Filed 2005·Granted Jun 2, 2009·5 cites·17 claims
- 1771US12436504B2Using time-to-digital converters to delay signals with high accuracy and large rangeSKYWORKS SOLUTIONS INC·Filed 2024·Granted Oct 7, 2025·0 cites·19 claims
- 1871US6973146B1Resampler for a bit pump and method of resampling a signal associated therewithLUCENT TECHNOLOGIES INC·Filed 2000·Granted Dec 6, 2005·14 cites·14 claims
- 1958US11342926B2Synchronization of clock signals generated using output dividersSILICON LAB INC·Filed 2021·Granted May 24, 2022·0 cites·20 claims
- 2049USRE48130EMethod for switching master/slave timing in a 1000Base-T link without traffic disruptionMICROSEMI STORAGE SOLUTIONS INC·Filed 2016·Granted Jul 28, 2020·0 cites·19 claims
- 2149US8179901B2System and method for squelching a recovered clock in an ethernet networkROCK JASON C·Filed 2008·Granted May 15, 2012·1 cites·20 claims
- 2241US2012224493A1System and method for squelching a recovered clock in an ethernet networkROCK JASON C·Filed 2012·Application pending·0 cites
- 2339US2009201821A1System and method for detecting early link failure in an ethernet networkBARNETTE JAMES D·Filed 2008·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when James D. Barnette files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →