Inventor · disambiguated record
Hartmud Terletzki
Also filed as: TERLETZKI HARTMUD
21 granted patents·2 pending applications·252 citations·filing 1994–2017
95Inventor score
Top patents by PatentIndex Score
23 records- 0186US6075383AGTL output amplifier for coupling an input signal present at the input into a transmission line present at the outputSIEMENS AG·Filed 1996·Granted Jun 13, 2000·57 cites·4 claims
- 0280US8896087B2Shallow trench isolation area having buried capacitorTERLETZKI HARTMUD·Filed 2010·Granted Nov 25, 2014·6 cites·29 claims
- 0378US5939937AConstant current CMOS output driver circuit with dual gate transistor devicesSIEMENS AG·Filed 1997·Granted Aug 17, 1999·36 cites·28 claims
- 0472US6853233B1Level-shifting circuitry having “high” output impedance during disable modeINFINEON TECHNOLOGIES AG·Filed 2000·Granted Feb 8, 2005·14 cites·24 claims
- 0571US6501298B1Level-shifting circuitry having “low” output during disable modeINFINEON TECHNOLOGIES AG·Filed 2000·Granted Dec 31, 2002·16 cites·3 claims
- 0670US10068897B2Shallow trench isolation area having buried capacitorINFINEON TECHNOLOGIES AG·Filed 2016·Granted Sep 4, 2018·1 cites·8 claims
- 0769US7173473B2Level-shifting circuitry having “high” output impedance during disable modeINFINEON TECHNOLOGIES AG·Filed 2005·Granted Feb 6, 2007·5 cites·25 claims
- 0865US6730989B1Semiconductor package and methodINFINEON TECHNOLOGIES AG·Filed 2000·Granted May 4, 2004·13 cites·22 claims
- 0964US5426323AIntegrated semiconductor circuit with ESD protectionSIEMENS AG·Filed 1994·Granted Jun 20, 1995·25 cites·46 claims
- 1062US5646434ASemiconductor component with protective structure for protecting against electrostatic dischargeSIEMENS AG·Filed 1996·Granted Jul 8, 1997·32 cites·11 claims
- 1160US6608783B2Twisted bit-line compensationINFINEON TECHNOLOGIES AG·Filed 2001·Granted Aug 19, 2003·11 cites·8 claims
- 1256US9536872B2Shallow trench isolation area having buried capacitorINFINEON TECHNOLOGIES AG·Filed 2014·Granted Jan 3, 2017·0 cites·15 claims
- 1353US6958626B2Off chip driverINFINEON TECHNOLOGIES AG·Filed 2003·Granted Oct 25, 2005·6 cites·36 claims
- 1452US6459300B1Level-shifting circuitry having “high” output during disable modeINFINEON TECHNOLOGIES AG·Filed 2000·Granted Oct 1, 2002·6 cites·11 claims
- 1546US7060529B2Multiple chip semiconductor arrangement having electrical components in separating regionsINFINEON TECHNOLOGIES AG·Filed 2004·Granted Jun 13, 2006·2 cites·20 claims
- 1645US6930930B2Using isolated p-well transistor arrangements to avoid leakage caused by word line/bit line shortsINFINEON TECHNOLOGIES AG·Filed 2002·Granted Aug 16, 2005·2 cites·48 claims
- 1744US6815803B1Multiple chip semiconductor arrangement having electrical components in separating regionsINFINEON TECHNOLOGIES AG·Filed 2000·Granted Nov 9, 2004·1 cites·21 claims
- 1844US6400650B1Pulse width detectionINFINEON TECHNOLOGIES AG·Filed 2000·Granted Jun 4, 2002·2 cites·5 claims
- 1939US5661331AFuse bankSIEMENS AG·Filed 1996·Granted Aug 26, 1997·9 cites·2 claims
- 2035US5929491AIntegrated circuit with ESD protectionSIEMENS AG·Filed 1998·Granted Jul 27, 1999·5 cites·19 claims
- 2135US2017237438A1Level shifterINFINEON TECHNOLOGIES AG·Filed 2017·Application pending·0 cites
- 2233US6324125B1Pulse width detectionINFINEON TECHNOLOGIES AG·Filed 1999·Granted Nov 27, 2001·3 cites·23 claims
- 2329US2003062556A1Memory array employing integral isolation transistorsFiled 2001·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Hartmud Terletzki files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →