Inventor · disambiguated record

Wei-Chin Shiau

Also filed as: SHIAU WEI-CHIN

1 granted patent·4 citations·filing 2004–2004

24Inventor score

Technology areasG05B

Files withTAIWAN SEMICONDUCTOR MFG1

Top patents by PatentIndex Score

1 record

0141US7127317B2System and method to analyze low yield of wafers caused by abnormal lot eventsTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Oct 24, 2006·4 cites·13 claims

Join the waitlist — get patent alerts

Get an alert when Wei-Chin Shiau files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →

Wei-Chin Shiau — Patent Inventor | PatentIndex