Inventor · disambiguated record
Surya P. Varanasi
Also filed as: VARANASI SURYA · VARANASI SURYA P · VARANASI SURYA PRAKASH
27 granted patents·5 pending applications·441 citations·filing 1997–2018
96Inventor score
Top patents by PatentIndex Score
32 records- 0193US9880750B1Storage architecture for storage class memoriesVEXATA INC·Filed 2014·Granted Jan 30, 2018·28 cites·16 claims
- 0290US6301304B1Architecture and method for inverse quantization of discrete cosine transform coefficients in MPEG decodersLSI LOGIC CORP·Filed 1998·Granted Oct 9, 2001·141 cites·7 claims
- 0386US8427958B2Dynamic latency-based reroutingKO KUNG-LING·Filed 2010·Granted Apr 23, 2013·13 cites·25 claims
- 0486US7669000B2Host bus adapter with multiple hostsBROCADE COMM SYSTEMS INC·Filed 2007·Granted Feb 23, 2010·27 cites·34 claims
- 0583US8446914B2Method and system for link aggregation across multiple switchesCHENG JOSEPH JUH-EN·Filed 2011·Granted May 21, 2013·9 cites·23 claims
- 0682US9154394B2Dynamic latency-based reroutingKO KUNG-LING·Filed 2010·Granted Oct 6, 2015·11 cites·21 claims
- 0774US8340120B2User selectable multiple protocol network interface deviceBALAKAVI VENKATA PRAMOD·Filed 2009·Granted Dec 25, 2012·11 cites·12 claims
- 0873US7430203B2Fibre channel zoning hardware for directing a data packet to an external processing deviceBROCADE COMM SYSTEMS INC·Filed 2004·Granted Sep 30, 2008·18 cites·63 claims
- 0973US6101221AVideo bitstream symbol extractor for use in decoding MPEG compliant video bitstreams meeting 2-frame and letterboxing requirementsLSI LOGIC CORP·Filed 1997·Granted Aug 8, 2000·45 cites·23 claims
- 1072US7443799B2Load balancing in core-edge configurationsBROCADE COMM SYSTEMS INC·Filed 2003·Granted Oct 28, 2008·17 cites·35 claims
- 1171US8792366B2Network packet latency measurementTERRY JOHN MICHAEL·Filed 2010·Granted Jul 29, 2014·5 cites·22 claims
- 1271US6266091B1System and method for low delay mode operation video decodingLSI LOGIC CORP·Filed 1997·Granted Jul 24, 2001·40 cites·20 claims
- 1369US10140181B1Endurance aware raid scheme for flash based SSDS with FPGA optimized implementationVEXATA INC·Filed 2016·Granted Nov 27, 2018·2 cites·16 claims
- 1467US8413018B2Separate memories and address busses to store data and signatureKO KUNG-LING·Filed 2009·Granted Apr 2, 2013·4 cites·19 claims
- 1564US9100349B2User selectable multiple protocol network interface deviceBROCADE COMM SYSTEMS INC·Filed 2012·Granted Aug 4, 2015·2 cites·12 claims
- 1663US7619974B2Frame traffic balancing across trunk groupsBROCADE COMM SYSTEMS INC·Filed 2003·Granted Nov 17, 2009·7 cites·91 claims
- 1762US7593336B2Logical ports in trunkingBROCADE COMM SYSTEMS INC·Filed 2003·Granted Sep 22, 2009·7 cites·89 claims
- 1860US10033650B2Preserving quality of service across trill networksYU SHUNJIA·Filed 2011·Granted Jul 24, 2018·1 cites·22 claims
- 1957US7460537B2Supplementary header for multifabric and high port count switch support in a fibre channel networkBROCADE COMM SYSTEMS INC·Filed 2004·Granted Dec 2, 2008·4 cites·27 claims
- 2056US7948895B2Frame traffic balancing across trunk groupsBROCADE COMM SYSTEMS INC·Filed 2009·Granted May 24, 2011·0 cites·20 claims
- 2154US6122316AMPEG decoding system meeting 2-frame store and letterboxing requirementsLSI LOGIC CORP·Filed 1997·Granted Sep 19, 2000·18 cites·15 claims
- 2252US2019050155A1Storage Architecture for Storage Class MemoriesVEXATA INC·Filed 2018·Application pending·0 cites
- 2351US9143445B2Method and system for link aggregation across multiple switchesBROCADE COMM SYSTEMS INC·Filed 2013·Granted Sep 22, 2015·0 cites·20 claims
- 2447US2011085444A1Flow autodeterminationBROCADE COMM SYSTEMS INC·Filed 2009·Application pending·0 cites
- 2545US6504871B1IDCT processor for use in decoding MPEG compliant video bitstreams meeting 2-frame and letterboxing requirementsLSI LOGIC CORP·Filed 1997·Granted Jan 7, 2003·11 cites·20 claims
- 2644US6289053B1Architecture for decoding MPEG compliant video bitstreams meeting 2-frame and letterboxing requirementsLSI LOGIC CORP·Filed 1997·Granted Sep 11, 2001·10 cites·19 claims
- 2744US6236681B1Method for decoding MPEG compliant video bitstreams meeting 2-frame and letterboxing requirementsLSI LOGIC CORP·Filed 1997·Granted May 22, 2001·10 cites·22 claims
- 2839US10134473B1Input output scheduling for solid state mediaVEXATA INC·Filed 2016·Granted Nov 20, 2018·0 cites·13 claims
- 2938US2011299533A1Internal virtual network identifier and internal policy identifierYU SHUNJIA·Filed 2011·Application pending·0 cites
- 3037US2011041030A1Storage of data and signature formed from data and address in a memoryKO KUNG-LING·Filed 2009·Application pending·0 cites
- 3137US2012096310A1Redundancy logicVARANASI SURYA PRAKASH·Filed 2010·Application pending·0 cites
- 3235US8996720B2Method and apparatus for mirroring frames to a remote diagnostic systemALTEKAR SATSHEEL BHASKER·Filed 2010·Granted Mar 31, 2015·0 cites·5 claims
Join the waitlist — get patent alerts
Get an alert when Surya P. Varanasi files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →