Inventor · disambiguated record
Bernhard Egger
Also filed as: EGGER BERNHARD
31 granted patents·11 pending applications·55 citations·filing 2009–2024
94Inventor score
Top patents by PatentIndex Score
42 records- 0194US10713095B2Multi-core processor and method of controlling the same using revisable translation tablesSAMSUNG ELECTRONICS CO LTD·Filed 2017·Granted Jul 14, 2020·18 cites·17 claims
- 0278US9164769B2Analyzing data flow graph to detect data for copying from central register file to local register file used in different execution modes in reconfigurable processing arrayKIM WON-SUB·Filed 2010·Granted Oct 20, 2015·6 cites·17 claims
- 0378US8745608B2Scheduler of reconfigurable array, method of scheduling commands, and computing apparatusKIM WON-SUB·Filed 2010·Granted Jun 3, 2014·7 cites·14 claims
- 0476US8601244B2Apparatus and method for generating VLIW, and processor and method for processing VLIWEGGER BERNHARD·Filed 2010·Granted Dec 3, 2013·4 cites·15 claims
- 0571US8555005B2Memory managing apparatus and method using a pointer indicator bit to perform garbage collectionEGGER BERNHARD·Filed 2010·Granted Oct 8, 2013·3 cites·16 claims
- 0668US9411582B2Apparatus and method for processing invalid operation in prologue or epilogue of loopSAMSUNG ELECTRONICS CO LTD·Filed 2013·Granted Aug 9, 2016·2 cites·14 claims
- 0765US8930672B2Multiprocessor using a shared virtual memory and method of generating a translation tableJANG CHOON-KI·Filed 2011·Granted Jan 6, 2015·3 cites·20 claims
- 0865US8495345B2Computing apparatus and method of handling interruptYOO DONG-HOON·Filed 2009·Granted Jul 23, 2013·3 cites·11 claims
- 0963US8869129B2Apparatus and method for scheduling instructionOH TAE-WOOK·Filed 2009·Granted Oct 21, 2014·3 cites·15 claims
- 1062US8856596B2Debugging apparatus and methodLEE JIN-SEOK·Filed 2011·Granted Oct 7, 2014·1 cites·20 claims
- 1161US9063735B2Reconfigurable processor and method for processing loop having memory dependencyAHN HEE-JIN·Filed 2011·Granted Jun 23, 2015·2 cites·22 claims
- 1260US9959191B2Dynamic library profiling method and dynamic library profiling systemSAMSUNG ELECTRONICS CO LTD·Filed 2013·Granted May 1, 2018·1 cites·11 claims
- 1360US2025299377A1System and Method for Generating Two-Dimensional (2D) Image of an Object in a SceneMITSUBISHI ELECTRIC RES LABORATORIES INC·Filed 2024·Application pending·0 cites
- 1459US8930929B2Reconfigurable processor and method for processing a nested loopAHN MIN-WOOK·Filed 2011·Granted Jan 6, 2015·1 cites·19 claims
- 1557US11301016B2Computing devices and methods of allocating power to plurality of cores in each computing deviceSAMSUNG ELECTRONICS CO LTD·Filed 2019·Granted Apr 12, 2022·0 cites·20 claims
- 1655US9342480B2Apparatus and method for generating VLIW, and processor and method for processing VLIWSAMSUNG ELECTRONICS CO LTD·Filed 2013·Granted May 17, 2016·0 cites·18 claims
- 1755US8984475B2Apparatus and method for generating code overlayRYU SOO-JUNG·Filed 2011·Granted Mar 17, 2015·1 cites·21 claims
- 1855US2024193406A1Method and apparatus with scheduling neural networkSAMSUNG ELECTRONICS CO LTD·Filed 2023·Application pending·0 cites
- 1954US2024202527A1Method and apparatus with neural network optimizationSAMSUNG ELECTRONICS CO LTD·Filed 2023·Application pending·0 cites
- 2053US2024185077A1Apparatus and method with quantization configuratorSAMSUNG ELECTRONICS CO LTD·Filed 2023·Application pending·0 cites
- 2152US12321733B2Apparatus and method with neural network computation schedulingSAMSUNG ELECTRONICS CO LTD·Filed 2022·Granted Jun 3, 2025·0 cites·19 claims
- 2251US10409351B2Computing devices and methods of allocating power to plurality of cores in each computing deviceSAMSUNG ELECTRONICS CO LTD·Filed 2017·Granted Sep 10, 2019·0 cites·20 claims
- 2350US8555097B2Reconfigurable processor with pointers to configuration information and entry in NOP register at respective cycle to deactivate configuration memory for reduced power consumptionEGGER BERNHARD·Filed 2009·Granted Oct 8, 2013·0 cites·16 claims
- 2449US8677099B2Reconfigurable processor with predicate signal activated operation configuration memory and separate routing configuration memoryPARK IL-HYUN·Filed 2009·Granted Mar 18, 2014·0 cites·11 claims
- 2547US10140247B2Electronic device, reconfigurable processor and controlling methods thereofSAMSUNG ELECTRONICS CO LTD·Filed 2017·Granted Nov 27, 2018·0 cites·15 claims
- 2647US9141498B2Method for verification of reconfigurable processorSAMSUNG ELECTRONICS CO LTD·Filed 2013·Granted Sep 22, 2015·0 cites·20 claims
- 2747US8700887B2Register, processor, and method of controlling a processor using data type informationEGGER BERNHARD·Filed 2010·Granted Apr 15, 2014·0 cites·17 claims
- 2846US2021279587A1Method and apparatus for neural network code generationSAMSUNG ELECTRONICS CO LTD·Filed 2021·Application pending·0 cites
- 2946US2012054468A1Processor, apparatus, and method for memory managementEGGER BERNHARD·Filed 2011·Application pending·0 cites
- 3044US9262162B2Register file and computing device using the sameEGGER BERNHARD·Filed 2011·Granted Feb 16, 2016·0 cites·20 claims
- 3144US8850170B2Apparatus and method for dynamically determining execution mode of reconfigurable arrayEGGER BERNHARD·Filed 2011·Granted Sep 30, 2014·0 cites·17 claims
- 3244US2014149078A1Performance measurement unit, processor core including the same and process profiling methodSAMSUNG ELECTRONICS CO LTD·Filed 2013·Application pending·0 cites
- 3343US8417918B2Reconfigurable processor with designated processing elements and reserved portion of register file for interrupt processingEGGER BERNHARD·Filed 2010·Granted Apr 9, 2013·0 cites·12 claims
- 3442US10503557B2Method of processing OpenCL kernel and computing device thereforSAMSUNG ELECTRONICS CO LTD·Filed 2017·Granted Dec 10, 2019·0 cites·18 claims
- 3541US9727528B2Reconfigurable processor with routing node frequency based on the number of routing nodesEGGER BERNHARD·Filed 2011·Granted Aug 8, 2017·0 cites·12 claims
- 3641US8516231B2Interrupt handling apparatus and method for equal-model processor and processor including the interrupt handling apparatusPARK IL-HYUN·Filed 2010·Granted Aug 20, 2013·0 cites·12 claims
- 3740US9286074B2NOP instruction compressing apparatus and method in a VLIW machineJIN TAI-SONG·Filed 2010·Granted Mar 15, 2016·0 cites·1 claims
- 3839US2012089813A1Computing apparatus based on reconfigurable architecture and memory dependence correction method thereofJIN TAI-SONG·Filed 2011·Application pending·0 cites
- 3939US2012089823A1Processing apparatus, compiling apparatus, and dynamic conditional branch processing methodJIN TAI-SONG·Filed 2011·Application pending·0 cites
- 4038US9304967B2Reconfigurable processor using power gating, compiler and compiling method thereofYOO SUNG-JOO·Filed 2011·Granted Apr 5, 2016·0 cites·7 claims
- 4137US2012144399A1Apparatus and method for synchronization of threadsKIM WON SUB·Filed 2011·Application pending·0 cites
- 4237US2011225399A1Processor and method for supporting multiple input multiple output operationSAMSUNG ELECTRONICS CO LTD·Filed 2010·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Bernhard Egger files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →