Inventor · disambiguated record
Nicolas Kacevas
Also filed as: KACEVAS NICOLAS · KACEVAS NICOLAS I
15 granted patents·5 pending applications·298 citations·filing 1996–2024
92Inventor score
Top patents by PatentIndex Score
20 records- 0185US6601161B2Method and system for branch target prediction using path informationINTEL CORP·Filed 1998·Granted Jul 29, 2003·105 cites·24 claims
- 0283US10552937B2Scalable memory interface for graphical processor unitINTEL CORP·Filed 2018·Granted Feb 4, 2020·5 cites·20 claims
- 0381US5964868AMethod and apparatus for implementing a speculative return stack bufferINTEL CORP·Filed 1996·Granted Oct 12, 1999·112 cites·17 claims
- 0475US10249017B2Apparatus and method for shared resource partitioning through credit managementINTEL CORP·Filed 2016·Granted Apr 2, 2019·2 cites·20 claims
- 0561US7058795B2Method and apparatus of branch predictionINTEL CORP·Filed 2002·Granted Jun 6, 2006·10 cites·13 claims
- 0658US5842008AMethod and apparatus for implementing a branch target buffer cache with multiple BTB banksINTEL CORP·Filed 1996·Granted Nov 24, 1998·36 cites·14 claims
- 0758US2025308135A1Apparatus and method for throttling ray tracing operations based on cache hit rateINTEL CORP·Filed 2024·Application pending·0 cites
- 0856US11023998B2Apparatus and method for shared resource partitioning through credit managementINTEL CORP·Filed 2019·Granted Jun 1, 2021·0 cites·22 claims
- 0952US7174444B2Preventing a read of a next sequential chunk in branch prediction of a subject chunkINTEL CORP·Filed 2003·Granted Feb 6, 2007·3 cites·26 claims
- 1050US10372621B2Mechanism to support variable size page translationsINTEL CORP·Filed 2018·Granted Aug 6, 2019·0 cites·17 claims
- 1147US7047400B2Single array banked branch target bufferINTEL CORP·Filed 2004·Granted May 16, 2006·0 cites·34 claims
- 1246US7260706B2Branch misprediction recovery using a side memoryINTEL CORP·Filed 2003·Granted Aug 21, 2007·0 cites·20 claims
- 1344US2005262332A1Method and system for branch target prediction using path informationRAPPOPORT LIHU·Filed 2003·Application pending·0 cites
- 1441US2019163641A1Page translation prefetch mechanismINTEL CORP·Filed 2017·Application pending·0 cites
- 1540US2013275683A1Programmably Partitioning CachesKACEVAS NICOLAS·Filed 2011·Application pending·0 cites
- 1638US2004193855A1System and method for branch prediction accessKACEVAS NICOLAS·Filed 2003·Application pending·0 cites
- 1736US6643770B1Branch misprediction recovery using a side memoryINTEL CORP·Filed 1999·Granted Nov 4, 2003·8 cites·23 claims
- 1836US6429873B1Addressing of monolithic texture mapsINTEL CORP·Filed 1999·Granted Aug 6, 2002·7 cites·24 claims
- 1932US6757815B2Single array banked branch target bufferINTEL CORP·Filed 1999·Granted Jun 29, 2004·4 cites·21 claims
- 2029US6397297B1Dual cache with multiple interconnection operation modesINTEL CORP·Filed 1999·Granted May 28, 2002·6 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Nicolas Kacevas files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →