Inventor · disambiguated record
Jeff L. Warner
Also filed as: WARNER JEFF L
2 granted patents·1 pending application·5 citations·filing 2011–2015
50Inventor score
Top patents by PatentIndex Score
3 records- 0169US9806019B2Integrated circuit with power saving featureFREESCALE SEMICONDUCTOR INC·Filed 2015·Granted Oct 31, 2017·2 cites·13 claims
- 0266US8765607B2Active tiling placement for improved latch-up immunityRUTH ROBERT S·Filed 2011·Granted Jul 1, 2014·3 cites·14 claims
- 0343US2014264728A1Active Tiling Placement for Improved Latch-up ImmunityRUTH ROBERT S·Filed 2014·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Jeff L. Warner files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →