Inventor · disambiguated record
Henry Potts
Also filed as: POTTS HENRY
11 granted patents·5 pending applications·195 citations·filing 2002–2015
89Inventor score
Top patents by PatentIndex Score
16 records- 0191US7949990B2Parallel electronic design automation: shared simultaneous editingMENTOR GRAPHICS CORP·Filed 2010·Granted May 24, 2011·18 cites·3 claims
- 0289US7546571B2Distributed electronic design automation environmentMENTOR GRAPHICS CORP·Filed 2004·Granted Jun 9, 2009·121 cites·6 claims
- 0380US6708313B2Parallel electronic design automation: shared simultaneous editingFiled 2002·Granted Mar 16, 2004·36 cites·40 claims
- 0474US9673819B2Metastability glitch detectionMENTOR GRAPHICS CORP·Filed 2014·Granted Jun 6, 2017·4 cites·19 claims
- 0562US7516435B2Reservation of design elements in a parallel printed circuit board design environmentMENTOR GRAPHICS CORP·Filed 2004·Granted Apr 7, 2009·12 cites·58 claims
- 0661US9015647B2Dynamic printed circuit board design reuseMENTOR GRAPHICS CORP·Filed 2014·Granted Apr 21, 2015·1 cites·17 claims
- 0759US10127343B2Circuit design layout in multiple synchronous representationsMENTOR GRAPHICS CORP·Filed 2014·Granted Nov 13, 2018·1 cites·20 claims
- 0858US8103988B2Use of breakouts in printed circuit board designsPFEIL CHARLES L·Filed 2007·Granted Jan 24, 2012·2 cites·8 claims
- 0951US2008059932A1Parallel Electronic Design Automation: Shared Simultaneous EditingMENTOR GRAPHICS CORP·Filed 2007·Application pending·0 cites
- 1047US9703916B2Streaming, at-speed debug and validation architectureMENTOR GRAPHICS CORP·Filed 2014·Granted Jul 11, 2017·0 cites·14 claims
- 1146US9256707B2Trace routing according to freeform sketchesMENTOR GRAPHICS CORP·Filed 2015·Granted Feb 9, 2016·0 cites·20 claims
- 1246US2004210854A1Parellel electronic design automation: shared simultaneous editingMENTOR GRAPHICS CORP·Filed 2004·Application pending·0 cites
- 1342US2011035720A1Dynamic Printed Circuit Board Design ReuseSUITER GERALD·Filed 2010·Application pending·0 cites
- 1437US8930868B2Trace routing according to freeform sketchesPOTTS HENRY·Filed 2009·Granted Jan 6, 2015·0 cites·17 claims
- 1536US2010199251A1Heuristic Routing For Electronic Device Layout DesignsPOTTS HENRY·Filed 2009·Application pending·0 cites
- 1635US2006101368A1Distributed electronic design automation environmentMENTOR GRAPHICS CORP·Filed 2004·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Henry Potts files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →