Inventor · disambiguated record
Lance Cheney
Also filed as: CHENEY LANCE · CHENEY LANCE C · CHENEY LANCE CHRISTIAN
12 granted patents·4 pending applications·60 citations·filing 2007–2024
89Inventor score
Top patents by PatentIndex Score
16 records- 0198US11756150B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2022·Granted Sep 12, 2023·5 cites·22 claims
- 0298US11410266B2Disaggregation of System-On-Chip (SOC) architectureINTEL CORP·Filed 2020·Granted Aug 9, 2022·6 cites·20 claims
- 0398US10803548B2Disaggregation of SOC architectureINTEL CORP·Filed 2019·Granted Oct 13, 2020·32 cites·20 claims
- 0490US11386521B2Enabling product SKUS based on chiplet configurationsINTEL CORP·Filed 2021·Granted Jul 12, 2022·2 cites·20 claims
- 0588US10909652B2Enabling product SKUs based on chiplet configurationsINTEL CORP·Filed 2019·Granted Feb 2, 2021·4 cites·20 claims
- 0688US2025061535A1Disaggregation of system-on-chip (soc) architectureINTEL CORP·Filed 2024·Application pending·0 cites
- 0785US12112398B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2023·Granted Oct 8, 2024·0 cites·20 claims
- 0885US12056789B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2023·Granted Aug 6, 2024·0 cites·20 claims
- 0982US2025104179A1Enabling product skus based on chiplet configurationsINTEL CORP·Filed 2024·Application pending·0 cites
- 1077US11763416B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2021·Granted Sep 19, 2023·0 cites·20 claims
- 1173US12141890B2Enabling product SKUs based on chiplet configurationsINTEL CORP·Filed 2022·Granted Nov 12, 2024·0 cites·23 claims
- 1268US7793187B2Checking output from multiple execution unitsINTEL CORP·Filed 2007·Granted Sep 7, 2010·5 cites·13 claims
- 1360US7904701B2Activating a design test mode in a graphics card having multiple execution units to bypass a host cache and transfer test instructions directly to an instruction cacheINTEL CORP·Filed 2007·Granted Mar 8, 2011·2 cites·12 claims
- 1454US2025272222A1Methods and apparatus to generate semiconductor product yield indicatorsINTEL CORP·Filed 2024·Application pending·0 cites
- 1536US2014181603A1Method and apparatus for tuning scan capture phase activity factorGRAU IWAN R·Filed 2012·Application pending·0 cites
- 1635USD592319STextured architectural panelCHENEY LANCE·Filed 2007·Granted May 12, 2009·4 cites·1 claims
Join the waitlist — get patent alerts
Get an alert when Lance Cheney files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →