Inventor · disambiguated record
Joseph Huang
Also filed as: HUANG JOSEPH · HUANG JOSEPH Z · HUANG JOSEPH ZHILI
212 granted patents·14 pending applications·5,786 citations·filing 1988–2021
99Inventor score
Top patents by PatentIndex Score
226 records- 0199US5689195AProgrammable logic array integrated circuit devicesALTERA CORP·Filed 1995·Granted Nov 18, 1997·454 cites·19 claims
- 0299US5550782AProgrammable logic array integrated circuitsALTERA CORP·Filed 1994·Granted Aug 27, 1996·369 cites·21 claims
- 0398US6686769B1Programmable I/O element circuit for high speed logic devicesALTERA CORP·Filed 2001·Granted Feb 3, 2004·146 cites·29 claims
- 0498US6433579B1Programmable logic integrated circuit devices with differential signaling capabilitiesALTERA CORP·Filed 2001·Granted Aug 13, 2002·136 cites·50 claims
- 0598US6134173AProgrammable logic array integrated circuitsALTERA CORP·Filed 1998·Granted Oct 17, 2000·143 cites·108 claims
- 0698US5828229AProgrammable logic array integrated circuitsALTERA CORP·Filed 1997·Granted Oct 27, 1998·185 cites·3 claims
- 0797US9099999B1Adjustable drive strength input-output buffer circuitryWANG BONNIE I·Filed 2012·Granted Aug 4, 2015·44 cites·14 claims
- 0897US6292116B1Techniques and circuitry for accurately sampling high frequency data signals input to an integrated circuitALTERA CORP·Filed 2000·Granted Sep 18, 2001·115 cites·20 claims
- 0997US5909126AProgrammable logic array integrated circuit devices with interleaved logic array blocksALTERA CORP·Filed 1996·Granted Jun 1, 1999·133 cites·43 claims
- 1096US9711189B1On-die input reference voltage with self-calibrating duty cycle correctionWANG BONNIE I·Filed 2011·Granted Jul 18, 2017·37 cites·12 claims
- 1196US7702978B2Soft error location and sensitivity detection for programmable devicesALTERA CORP·Filed 2007·Granted Apr 20, 2010·55 cites·21 claims
- 1296US7593273B2Read-leveling implementations for DDR3 applications on an FPGAALTERA CORP·Filed 2007·Granted Sep 22, 2009·44 cites·22 claims
- 1396US7590008B1PVT compensated auto-calibration scheme for DDR3ALTERA CORP·Filed 2007·Granted Sep 15, 2009·58 cites·25 claims
- 1496US6825698B2Programmable high speed I/O interfaceALTERA CORP·Filed 2002·Granted Nov 30, 2004·46 cites·38 claims
- 1596US6667641B1Programmable phase shift circuitryALTERA CORP·Filed 2002·Granted Dec 23, 2003·73 cites·27 claims
- 1696US6236231B1Programmable logic integrated circuit devices with low voltage differential signaling capabilitiesALTERA CORP·Filed 1999·Granted May 22, 2001·111 cites·16 claims
- 1796US5999015ALogic region resources for programmable logic devicesALTERA CORP·Filed 1997·Granted Dec 7, 1999·128 cites·48 claims
- 1896US5717901AVariable depth and width memory deviceALTERA CORP·Filed 1995·Granted Feb 10, 1998·89 cites·15 claims
- 1995US8192211B1Retractable USB memory stick with a safety hookHUANG JOSEPH·Filed 2011·Granted Jun 5, 2012·24 cites·8 claims
- 2095US7983094B1PVT compensated auto-calibration scheme for DDR3ALTERA CORP·Filed 2009·Granted Jul 19, 2011·49 cites·20 claims
- 2195US7503780B1USB flash disk with coverHO E SCREW & HARDWARE CO LTD·Filed 2008·Granted Mar 17, 2009·63 cites·10 claims
- 2295US7227395B1High-performance memory interface circuit architectureALTERA CORP·Filed 2005·Granted Jun 5, 2007·22 cites·29 claims
- 2395US7167023B1Multiple data rate interface architectureALTERA CORP·Filed 2005·Granted Jan 23, 2007·20 cites·47 claims
- 2495US6437650B1Phase-locked loop or delay-locked loop circuitry for programmable logic devicesALTERA CORP·Filed 2001·Granted Aug 20, 2002·56 cites·23 claims
- 2595US5982195AProgrammable logic device architecturesALTERA CORP·Filed 1997·Granted Nov 9, 1999·114 cites·21 claims
- 2695US5850152AProgrammable logic array integrated circuit devicesALTERA CORP·Filed 1997·Granted Dec 15, 1998·69 cites·10 claims
- 2795US5848005AProgrammable logic array integrated circuitsALTERA CORP·Filed 1997·Granted Dec 8, 1998·66 cites·11 claims
- 2895US5812479AProgrammable logic array integrated circuitsALTERA CORP·Filed 1997·Granted Sep 22, 1998·70 cites·13 claims
- 2995US5668771AProgrammable logic array integrated circuitsALTERA CORP·Filed 1996·Granted Sep 16, 1997·71 cites·15 claims
- 3094US8179670B2Memory stickHUANG JOSEPH·Filed 2010·Granted May 15, 2012·9 cites·5 claims
- 3194US8179669B2Retractable USB memory stickHUANG JOSEPH·Filed 2010·Granted May 15, 2012·17 cites·4 claims
- 3294US6911860B1On/off reference voltage switch for multiple I/O standardsALTERA CORP·Filed 2001·Granted Jun 28, 2005·59 cites·26 claims
- 3394US6114915AProgrammable wide-range frequency synthesizerALTERA CORP·Filed 1999·Granted Sep 5, 2000·100 cites·17 claims
- 3494US5764080AInput/output interface circuitry for programmable logic array integrated circuit devicesALTERA CORP·Filed 1995·Granted Jun 9, 1998·91 cites·12 claims
- 3593USRE46217EPortable drug delivery device including a detachable and replaceable administration or dosing elementCHRONO THERAPEUTICS INC·Filed 2015·Granted Nov 29, 2016·19 cites·48 claims
- 3693US9111603B1Systems and methods for memory controller reference voltage calibrationWANG XIAOBAO·Filed 2012·Granted Aug 18, 2015·17 cites·20 claims
- 3793US8565034B1Variation compensation circuitry for memory interfaceLU SEAN SHAU-TU·Filed 2011·Granted Oct 22, 2013·31 cites·20 claims
- 3893US8400186B1Techniques for buffering single-ended and differential signalsWANG XIAOBAO·Filed 2012·Granted Mar 19, 2013·15 cites·20 claims
- 3993US8390315B1Configurable input-output (I/O) circuitry with pre-emphasis circuitryWANG XIAOBAO·Filed 2012·Granted Mar 5, 2013·16 cites·12 claims
- 4093US7116135B2Programmable high speed I/O interfaceALTERA CORP·Filed 2004·Granted Oct 3, 2006·30 cites·45 claims
- 4193US6483886B1Phase-locked loop circuitry for programmable logic devicesALTERA CORP·Filed 1999·Granted Nov 19, 2002·78 cites·39 claims
- 4293US6369624B1Programmable phase shift circuitryALTERA CORP·Filed 1999·Granted Apr 9, 2002·78 cites·26 claims
- 4392US8593195B1High performance memory interface circuit architectureHUANG JOSEPH·Filed 2012·Granted Nov 26, 2013·8 cites·14 claims
- 4492US6825692B1Input buffer for multiple differential I/O standardsALTERA CORP·Filed 2002·Granted Nov 30, 2004·38 cites·25 claims
- 4592US6806733B1Multiple data rate interface architectureALTERA CORP·Filed 2002·Granted Oct 19, 2004·48 cites·16 claims
- 4692US6049225AInput/output interface circuitry for programmable logic array integrated circuit devicesALTERA CORP·Filed 1998·Granted Apr 11, 2000·70 cites·3 claims
- 4792US5850151AProgrammable logic array intergrated circuit devicesALTERA CORP·Filed 1997·Granted Dec 15, 1998·47 cites·16 claims
- 4891US7884619B1Method and apparatus for minimizing skew between signalsALTERA CORP·Filed 2009·Granted Feb 8, 2011·17 cites·7 claims
- 4991US7425844B1Input buffer for multiple differential I/O standardsALTERA CORP·Filed 2007·Granted Sep 16, 2008·14 cites·24 claims
- 5091US6897679B2Programmable logic array integrated circuitsALTERA CORP·Filed 2003·Granted May 24, 2005·41 cites·90 claims
Showing the top 50 of 226 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Joseph Huang files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →