Inventor · disambiguated record
Curtis C. Wollbrink
Also filed as: WOLLBRINK CURTIS C · WOLLBRINK CURTIS CARL
28 granted patents·2 pending applications·220 citations·filing 1999–2019
96Inventor score
Top patents by PatentIndex Score
30 records- 0195US10761995B2Integrated circuit and data processing system having a configurable cache directory for an acceleratorIBM·Filed 2019·Granted Sep 1, 2020·11 cites·20 claims
- 0295US7496707B2Dynamically scalable queues for performance driven PCI express memory trafficIBM·Filed 2006·Granted Feb 24, 2009·59 cites·15 claims
- 0391US9043526B2Versatile lane configuration using a PCIe PIe-8 interfaceFREKING RONALD E·Filed 2012·Granted May 26, 2015·16 cites·12 claims
- 0489US8949499B2Using a PCI standard hot plug controller to modify the hierarchy of a distributed switchFREKING RONALD E·Filed 2012·Granted Feb 3, 2015·12 cites·12 claims
- 0588US10216653B2Pre-transmission data reordering for a serial interfaceIBM·Filed 2017·Granted Feb 26, 2019·5 cites·19 claims
- 0688US7660917B2System and method of implementing multiple internal virtual channels based on a single external virtual channelIBM·Filed 2006·Granted Feb 9, 2010·21 cites·14 claims
- 0782US9292460B2Versatile lane configuration using a PCIe PIE-8 interfaceIBM·Filed 2013·Granted Mar 22, 2016·6 cites·7 claims
- 0879US10554347B2Low latency corrupt data tagging on a cross-chip linkIBM·Filed 2017·Granted Feb 4, 2020·2 cites·7 claims
- 0979US9684618B2Peripheral component interconnect express (PCIe) ping in a switch-based environmentIBM·Filed 2014·Granted Jun 20, 2017·4 cites·7 claims
- 1078US8683107B2Memory mapped input/output bus address range translationIBM·Filed 2013·Granted Mar 25, 2014·4 cites·14 claims
- 1175US9292462B2Broadcast for a distributed switch networkIBM·Filed 2013·Granted Mar 22, 2016·4 cites·19 claims
- 1275US9087162B2Using a PCI standard hot plug controller to modify the hierarchy of a distributed switchIBM·Filed 2013·Granted Jul 21, 2015·3 cites·8 claims
- 1372US8327055B2Translating a requester identifier to a chip identifierARMSTRONG WILLIAM J·Filed 2010·Granted Dec 4, 2012·3 cites·16 claims
- 1471US8429323B2Memory mapped input/output bus address range translationENGEBRETSEN DAVID R·Filed 2010·Granted Apr 23, 2013·3 cites·6 claims
- 1570US9563591B2Peripheral component interconnect express (PCIe) ping in a switch-based environmentIBM·Filed 2014·Granted Feb 7, 2017·2 cites·14 claims
- 1670US8898359B2Bandwidth limiting on generated PCIe packets from debug sourceIBM·Filed 2013·Granted Nov 25, 2014·2 cites·7 claims
- 1770US8266331B2Transmitting retry request associated with non-posted command via response credit channelFREKING RONALD E·Filed 2010·Granted Sep 11, 2012·4 cites·20 claims
- 1870US6968418B2Data forwarding by host/PCI-X bridges with buffered packet size determined using system informationIBM·Filed 2002·Granted Nov 22, 2005·15 cites·20 claims
- 1969US8706938B2Bandwidth limiting on generated PCIE packets from debug sourceFREKING RONALD E·Filed 2012·Granted Apr 22, 2014·2 cites·14 claims
- 2067US8606984B2Hierarchical to physical bus translationARMSTRONG WILLIAM J·Filed 2010·Granted Dec 10, 2013·2 cites·8 claims
- 2163US8364879B2Hierarchical to physical memory mapped input/output translationIBM·Filed 2010·Granted Jan 29, 2013·1 cites·20 claims
- 2261US8316169B2Physical to hierarchical bus translationARMSTRONG WILLIAM J·Filed 2010·Granted Nov 20, 2012·1 cites·4 claims
- 2360US8793539B2External settings that reconfigure the error handling behavior of a distributed PCIe switchFREKING RONALD E·Filed 2012·Granted Jul 29, 2014·1 cites·16 claims
- 2460US8650349B2Memory mapped input/output bus address range translation for virtual bridgesNORDSTROM GREGORY M·Filed 2010·Granted Feb 11, 2014·2 cites·17 claims
- 2560US6581129B1Intelligent PCI/PCI-X host bridgeIBM·Filed 1999·Granted Jun 17, 2003·35 cites·22 claims
- 2653US2009125666A1Dynamically scalable queues for performance driven pci express memory trafficIBM·Filed 2009·Application pending·0 cites
- 2752US10396944B2Low latency corrupt data tagging on a cross-chip linkIBM·Filed 2017·Granted Aug 27, 2019·0 cites·13 claims
- 2850US9122604B2External settings that reconfigure the error handling behavior of a distributed PCIe switchIBM·Filed 2013·Granted Sep 1, 2015·0 cites·8 claims
- 2946US2008307146A1Structure for dynamically scalable queues for performance driven pci express memory trafficFREKING RONALD E·Filed 2008·Application pending·0 cites
- 3044US8271710B2Moving ownership of a device between compute elementsARMSTRONG WILLIAM J·Filed 2010·Granted Sep 18, 2012·0 cites·24 claims
Join the waitlist — get patent alerts
Get an alert when Curtis C. Wollbrink files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →