Inventor · disambiguated record
Toru Shonai
Also filed as: SHONAI TORU
12 granted patents·2 pending applications·679 citations·filing 1993–2003
94Inventor score
Files withHITACHI LTD13
Top patents by PatentIndex Score
14 records- 0196US7062559B2Computer resource allocating methodHITACHI LTD·Filed 2002·Granted Jun 13, 2006·221 cites·7 claims
- 0296US6789173B1Node controller for performing cache coherence control and memory-shared multiprocessor systemHITACHI LTD·Filed 2000·Granted Sep 7, 2004·157 cites·20 claims
- 0384US6546471B1Shared memory multiprocessor performing cache coherencyHITACHI LTD·Filed 2000·Granted Apr 8, 2003·34 cites·4 claims
- 0481US6874053B2Shared memory multiprocessor performing cache coherence control and node controller thereforHITACHI LTD·Filed 2003·Granted Mar 29, 2005·27 cites·5 claims
- 0578US6516391B1Multiprocessor system and methods for transmitting memory access transactions for the sameHITACHI LTD·Filed 2000·Granted Feb 4, 2003·28 cites·10 claims
- 0677US6088770AShared memory multiprocessor performing cache coherencyHITACHI LTD·Filed 1998·Granted Jul 11, 2000·67 cites·11 claims
- 0769US7281249B2Computer forming logical partitionsHITACHI LTD·Filed 2001·Granted Oct 9, 2007·17 cites·3 claims
- 0869US6591325B1Method and apparatus of out-of-order transaction processing using request side queue pointer and response side queue pointerHITACHI LTD·Filed 2000·Granted Jul 8, 2003·14 cites·8 claims
- 0968US6636926B2Shared memory multiprocessor performing cache coherence control and node controller thereforHITACHI LTD·Filed 2000·Granted Oct 21, 2003·12 cites·19 claims
- 1068US6438653B1Cache memory control circuit including summarized cache tag memory summarizing cache tag information in parallel processor systemHITACHI LTD·Filed 1999·Granted Aug 20, 2002·53 cites·8 claims
- 1163US5504690AAutomatic logic designing method and systemHITACHI LTD·Filed 1993·Granted Apr 2, 1996·45 cites·13 claims
- 1255US7206818B2Shared memory multiprocessor systemHITACHI LTD·Filed 2003·Granted Apr 17, 2007·4 cites·10 claims
- 1343US2004177143A1System and method for managing data processing devicesFiled 2003·Application pending·0 cites
- 1442US2002059427A1Apparatus and method for dynamically allocating computer resources based on service contract with userHITACHI LTD·Filed 2001·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Toru Shonai files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →