Inventor · disambiguated record
Jan Grabinski
Also filed as: GRABINSKI JAN
6 granted patents·7 citations·filing 2014–2020
71Inventor score
Top patents by PatentIndex Score
6 records- 0177US10666245B2Low resistive load switch with output current controlDIALOG SEMICONDUCTOR UK LTD·Filed 2018·Granted May 26, 2020·4 cites·22 claims
- 0259US8884671B2Phase-locked loop system and operationSYNOPSYS INC·Filed 2014·Granted Nov 11, 2014·2 cites·16 claims
- 0358US11239836B2Low resistive load switch with output current controlDIALOG SEMICONDUCTOR UK LTD·Filed 2020·Granted Feb 1, 2022·0 cites·16 claims
- 0456US9571080B2Delay-locked loop arrangement and method for operating a delay-locked loop circuitSYNOPSYS INC·Filed 2015·Granted Feb 14, 2017·1 cites·21 claims
- 0544US11275879B2Method for detecting hazardous high impedance netsDIALOG SEMICONDUCTOR UK LTD·Filed 2017·Granted Mar 15, 2022·0 cites·22 claims
- 0640US10969810B2Voltage regulator with virtual zero quiescent currentDIALOG SEMICONDUCTOR UK LTD·Filed 2019·Granted Apr 6, 2021·0 cites·15 claims
Join the waitlist — get patent alerts
Get an alert when Jan Grabinski files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →