Inventor · disambiguated record
William L. Bucossi
Also filed as: BUCOSSI WILLIAM L
9 granted patents·2 pending applications·73 citations·filing 2003–2020
88Inventor score
Top patents by PatentIndex Score
11 records- 0197US10784846B1Differential clock duty cycle correction with hybrid current injectors and tapered digital to analog converterGLOBALFOUNDRIES INC·Filed 2020·Granted Sep 22, 2020·15 cites·20 claims
- 0291US10826476B1Differential clock duty cycle correction with hybrid current injectors and tapered digital to analog converterGLOBALFOUNDRIES INC·Filed 2020·Granted Nov 3, 2020·3 cites·20 claims
- 0385US10075174B1Phase rotator apparatusGLOBALFOUNDRIES INC·Filed 2017·Granted Sep 11, 2018·6 cites·20 claims
- 0474US6731134B1Tri-state delay boostIBM·Filed 2003·Granted May 4, 2004·17 cites·20 claims
- 0571US7808268B2Time based driver output transition (slew) rate compensationIBM·Filed 2008·Granted Oct 5, 2010·6 cites·12 claims
- 0671US7295044B2Receiver circuits for generating digital clock signalsIBM·Filed 2006·Granted Nov 13, 2007·6 cites·18 claims
- 0768US6853234B2Level shift circuitry having delay boostIBM·Filed 2003·Granted Feb 8, 2005·13 cites·17 claims
- 0867US7432730B2Time based driver output transition (slew) rate compensationIBM·Filed 2007·Granted Oct 7, 2008·5 cites·4 claims
- 0945US8115508B2Structure for time based driver output transition (slew) rate compensationBUCOSSI WILLIAM L·Filed 2008·Granted Feb 14, 2012·2 cites·20 claims
- 1038US2008042693A1Design structures comprising receiver circuits for generating digital clock signalsBUCOSSI WILLIAM L·Filed 2007·Application pending·0 cites
- 1131US2012153909A1Hybrid fast-slow passgate control methods for voltage regulators employing high speed comparatorsBUCOSSI WILLIAM L·Filed 2011·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →