Inventor · disambiguated record
Jeffrey J. Cook
Also filed as: COOK JEFFREY · COOK JEFFREY J
25 granted patents·3 pending applications·197 citations·filing 1982–2024
95Inventor score
Top patents by PatentIndex Score
28 records- 0197US11093277B2Systems, methods, and apparatuses for heterogeneous computingINTEL CORP·Filed 2020·Granted Aug 17, 2021·6 cites·25 claims
- 0296US11693691B2Systems, methods, and apparatuses for heterogeneous computingINTEL CORP·Filed 2021·Granted Jul 4, 2023·4 cites·11 claims
- 0393US11373088B2Machine learning accelerator mechanismINTEL CORP·Filed 2017·Granted Jun 28, 2022·28 cites·25 claims
- 0493US10776110B2Apparatus and method for adaptable and efficient lane-wise tensor processingINTEL CORP·Filed 2018·Granted Sep 15, 2020·20 cites·27 claims
- 0591US11416281B2Systems, methods, and apparatuses for heterogeneous computingINTEL CORP·Filed 2016·Granted Aug 16, 2022·4 cites·28 claims
- 0690US12135981B2Systems, methods, and apparatuses for heterogeneous computingINTEL CORP·Filed 2023·Granted Nov 5, 2024·1 cites·20 claims
- 0789US10282182B2Technologies for translation cache management in binary translation systemsINTEL CORP·Filed 2016·Granted May 7, 2019·5 cites·23 claims
- 0887US9189233B2Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threadsSASANKA RUCHIRA·Filed 2012·Granted Nov 17, 2015·13 cites·16 claims
- 0986US10725755B2Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threadsINTEL CORP·Filed 2017·Granted Jul 28, 2020·4 cites·17 claims
- 1085US12039435B2Machine learning accelerator mechanismINTEL CORP·Filed 2022·Granted Jul 16, 2024·1 cites·24 claims
- 1181US10915328B2Apparatus and method for a high throughput parallel co-processor and interconnect with low offload latencyINTEL CORP·Filed 2018·Granted Feb 9, 2021·3 cites·30 claims
- 1281US10896141B2Gather-scatter cache architecture having plurality of tag and data banks and arbiter for single program multiple data (SPMD) processorINTEL CORP·Filed 2019·Granted Jan 19, 2021·3 cites·20 claims
- 1381US9880842B2Using control flow data structures to direct and track instruction executionINTEL CORP·Filed 2013·Granted Jan 30, 2018·7 cites·23 claims
- 1480US4412464ACombination can opening toolCOOK JEFFREY J·Filed 1982·Granted Nov 1, 1983·54 cites·5 claims
- 1578US12417380B2Machine learning accelerator mechanismINTEL CORP·Filed 2024·Granted Sep 16, 2025·0 cites·20 claims
- 1672US4760215AElectrical outlet cover systemCOOK JEFFREY J·Filed 1987·Granted Jul 26, 1988·41 cites·6 claims
- 1769US9588766B2Accelerated interlane vector reduction instructionsINTEL CORP·Filed 2012·Granted Mar 7, 2017·2 cites·17 claims
- 1861US9170789B2Analyzing potential benefits of vectorizationINTEL CORP·Filed 2013·Granted Oct 27, 2015·1 cites·17 claims
- 1960US10983773B2Technologies for translation cache management in binary translation systemsINTEL CORP·Filed 2019·Granted Apr 20, 2021·0 cites·20 claims
- 2059US11379229B2Apparatus and method for adaptable and efficient lane-wise tensor processingINTEL CORP·Filed 2020·Granted Jul 5, 2022·0 cites·18 claims
- 2155US10209989B2Accelerated interlane vector reduction instructionsINTEL CORP·Filed 2017·Granted Feb 19, 2019·0 cites·17 claims
- 2254US11188341B2System, apparatus and method for symbolic store address generation for data-parallel processorINTEL CORP·Filed 2019·Granted Nov 30, 2021·0 cites·14 claims
- 2351US10831505B2Architecture and method for data parallel single program multiple data (SPMD) executionINTEL CORP·Filed 2018·Granted Nov 10, 2020·0 cites·29 claims
- 2451US10089244B1Hardware for miss handling from a translation protection data structureINTEL CORP·Filed 2017·Granted Oct 2, 2018·0 cites·24 claims
- 2551US2025004775A1Auto-predication for loops with dynamically varying interation countsINTEL CORP·Filed 2023·Application pending·0 cites
- 2641US9934124B2Implementation of processor trace in a processor that supports binary translationINTEL CORP·Filed 2015·Granted Apr 3, 2018·0 cites·20 claims
- 2739US2014156978A1Detecting and Filtering Biased Branches in Global Branch HistoryAL-OTOOM MUAWYA M·Filed 2012·Application pending·0 cites
- 2838US2013262779A1Profile-based hardware prefetchingBOBBA JAYARAM·Filed 2012·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Jeffrey J. Cook files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →