Assignee
VIRAGE LOGIC CORP
US·100 granted patents·2,901 citations·filing 1997–2009
Top patents by PatentIndex Score
100 records- 0199US7653849B1Input-output device testing including embedded testsVIRAGE LOGIC CORP·Filed 2006·Granted Jan 26, 2010·59 cites·21 claims
- 0297US6617621B1Gate array architecture using elevated metal levels for customizationVIRAGE LOGIC CORP·Filed 2000·Granted Sep 9, 2003·229 cites·53 claims
- 0396US7598726B1Methods and apparatuses for test methodology of input-output circuitsVIRAGE LOGIC CORP·Filed 2006·Granted Oct 6, 2009·26 cites·24 claims
- 0496US7590902B1Methods and apparatuses for external delay test of input-output circuitsVIRAGE LOGIC CORP·Filed 2006·Granted Sep 15, 2009·25 cites·21 claims
- 0596US6788574B1Electrically-alterable non-volatile memory cellVIRAGE LOGIC CORP·Filed 2002·Granted Sep 7, 2004·125 cites·22 claims
- 0695US7779319B1Input-output device testing including delay testsVIRAGE LOGIC CORP·Filed 2006·Granted Aug 17, 2010·20 cites·22 claims
- 0795US6466470B1Circuitry and method for resetting memory without a write cycleVIRAGE LOGIC CORP·Filed 2000·Granted Oct 15, 2002·191 cites·27 claims
- 0894US7679957B2Redundant non-volatile memory cellVIRAGE LOGIC CORP·Filed 2005·Granted Mar 16, 2010·33 cites·35 claims
- 0993US7508719B2Non-volatile memory cell circuit with programming through band-to-band tunneling and impact ionization gate currentVIRAGE LOGIC CORP·Filed 2006·Granted Mar 24, 2009·26 cites·36 claims
- 1093US7415640B1Methods and apparatuses that reduce the size of a repair data container for repairable memoriesVIRAGE LOGIC CORP·Filed 2003·Granted Aug 19, 2008·86 cites·35 claims
- 1193US7184346B1Memory cell sensing with low noise generationVIRAGE LOGIC CORP·Filed 2005·Granted Feb 27, 2007·27 cites·20 claims
- 1293US7139204B1Method and system for testing a dual-port memory at speed in a stressed environmentVIRAGE LOGIC CORP·Filed 2005·Granted Nov 21, 2006·42 cites·25 claims
- 1391US7573749B2Counteracting overtunneling in nonvolatile memory cellsVIRAGE LOGIC CORP·Filed 2007·Granted Aug 11, 2009·23 cites·8 claims
- 1491US6711067B1System and method for bit line sharingVIRAGE LOGIC CORP·Filed 2002·Granted Mar 23, 2004·63 cites·22 claims
- 1590US7616036B1Programmable strobe and clock generatorVIRAGE LOGIC CORP·Filed 2006·Granted Nov 10, 2009·11 cites·21 claims
- 1690US7474568B2Non-volatile memory with programming through band-to-band tunneling and impact ionization gate currentVIRAGE LOGIC CORP·Filed 2006·Granted Jan 6, 2009·23 cites·25 claims
- 1789US7127647B1Apparatus, method, and system to allocate redundant componentsVIRAGE LOGIC CORP·Filed 2001·Granted Oct 24, 2006·45 cites·35 claims
- 1889US7069522B1Various methods and apparatuses to preserve a logic state for a volatile latch circuitVIRAGE LOGIC CORP·Filed 2004·Granted Jun 27, 2006·46 cites·27 claims
- 1989US6597629B1Built-in precision shutdown apparatus for effectuating self-referenced access timing schemeVIRAGE LOGIC CORP·Filed 2002·Granted Jul 22, 2003·58 cites·31 claims
- 2089US6363020B1Architecture with multi-instance redundancy implementationVIRAGE LOGIC CORP·Filed 1999·Granted Mar 26, 2002·74 cites·22 claims
- 2188US7237154B1Apparatus and method to generate a repair signatureVIRAGE LOGIC CORP·Filed 2002·Granted Jun 26, 2007·47 cites·24 claims
- 2288US7129562B1Dual-height cell with variable width power rail architectureVIRAGE LOGIC CORP·Filed 2004·Granted Oct 31, 2006·43 cites·6 claims
- 2388US6838713B1Dual-height cell with variable width power rail architectureVIRAGE LOGIC CORP·Filed 1999·Granted Jan 4, 2005·68 cites·22 claims
- 2488US6744661B1Radiation-hardened static memory cell using isolation technologyVIRAGE LOGIC CORP·Filed 2002·Granted Jun 1, 2004·50 cites·24 claims
- 2588US6282131B1Self-timed clock circuitry in a multi-bank memory instance using a common timing synchronization nodeVIRAGE LOGIC CORP·Filed 2000·Granted Aug 28, 2001·46 cites·19 claims
- 2687US7808823B2RFID tag with redundant non-volatile memory cellVIRAGE LOGIC CORP·Filed 2008·Granted Oct 5, 2010·16 cites·39 claims
- 2787US7095076B1Electrically-alterable non-volatile memory cellVIRAGE LOGIC CORP·Filed 2004·Granted Aug 22, 2006·31 cites·20 claims
- 2887US6392957B1Fast read/write cycle memory device having a self-timed read/write control circuitVIRAGE LOGIC CORP·Filed 2000·Granted May 21, 2002·47 cites·24 claims
- 2986US7719896B1Configurable single bit/dual bits memoryVIRAGE LOGIC CORP·Filed 2007·Granted May 18, 2010·15 cites·23 claims
- 3086US7290186B1Method and apparatus for a command based bist for testing memoriesVIRAGE LOGIC CORP·Filed 2003·Granted Oct 30, 2007·45 cites·25 claims
- 3186US7149924B1Apparatus, method, and system having a pin to activate the self-test and repair instructionsVIRAGE LOGIC CORP·Filed 2002·Granted Dec 12, 2006·42 cites·19 claims
- 3286US7002827B1Methods and apparatuses for a ROM memory array having a virtually grounded lineVIRAGE LOGIC CORP·Filed 2003·Granted Feb 21, 2006·45 cites·18 claims
- 3385US7715236B2Fault tolerant non volatile memories and methodsVIRAGE LOGIC CORP·Filed 2006·Granted May 11, 2010·16 cites·25 claims
- 3485US7673264B1System and method for verifying IP integrity in system-on-chip (SOC) designVIRAGE LOGIC CORP·Filed 2007·Granted Mar 2, 2010·22 cites·22 claims
- 3585US7603634B2Various methods and apparatuses to preserve a logic state for a volatile latch circuitVIRAGE LOGIC CORP·Filed 2006·Granted Oct 13, 2009·15 cites·19 claims
- 3685US6853572B1Methods and apparatuses for a ROM memory array having twisted source or bit linesVIRAGE LOGIC CORP·Filed 2003·Granted Feb 8, 2005·39 cites·20 claims
- 3785US6385122B1Row and column accessible memory with a built-in multiplexVIRAGE LOGIC CORP·Filed 2001·Granted May 7, 2002·51 cites·17 claims
- 3885US6104663AMemory array with a simultaneous read or simultaneous write portsVIRAGE LOGIC CORP·Filed 1999·Granted Aug 15, 2000·61 cites·18 claims
- 3985US6091620AMulti-bank memory with word-line banking, bit-line banking and I/O multiplexing utilizing tilable interconnectsVIRAGE LOGIC CORP·Filed 1999·Granted Jul 18, 2000·53 cites·27 claims
- 4084US7263016B1Method and system for pre-charging and biasing a latch-type sense amplifierVIRAGE LOGIC CORP·Filed 2005·Granted Aug 28, 2007·26 cites·10 claims
- 4184US7219324B1Various methods and apparatuses to route multiple power rails to a cellVIRAGE LOGIC CORP·Filed 2004·Granted May 15, 2007·35 cites·21 claims
- 4284US6396760B1Memory having a redundancy scheme to allow one fuse to blow per faulty memory columnVIRAGE LOGIC CORP·Filed 2001·Granted May 28, 2002·39 cites·30 claims
- 4383US7692964B1Source-biased SRAM cell with reduced memory cell leakageVIRAGE LOGIC CORP·Filed 2006·Granted Apr 6, 2010·13 cites·15 claims
- 4483US7142452B1Method and system for securing data in a multi-time programmable non-volatile memory deviceVIRAGE LOGIC CORP·Filed 2005·Granted Nov 28, 2006·13 cites·21 claims
- 4583US6842375B1Methods and apparatuses for maintaining information stored in a non-volatile memory cellVIRAGE LOGIC CORP·Filed 2002·Granted Jan 11, 2005·33 cites·24 claims
- 4683US6473356B1Low power read circuitry for a memory circuit based on charge redistribution between bitlines and sense amplifierVIRAGE LOGIC CORP·Filed 2001·Granted Oct 29, 2002·34 cites·30 claims
- 4782US6738279B1Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing utilizing tilable interconnectsVIRAGE LOGIC CORP·Filed 2001·Granted May 18, 2004·33 cites·19 claims
- 4882US6556490B2System and method for redundancy implementation in a semiconductor deviceVIRAGE LOGIC CORP·Filed 2002·Granted Apr 29, 2003·28 cites·20 claims
- 4981US7519888B2Input-output device testingVIRAGE LOGIC CORP·Filed 2006·Granted Apr 14, 2009·10 cites·21 claims
- 5081US7251186B1Multi-port memory utilizing an array of single-port memory cellsVIRAGE LOGIC CORP·Filed 2005·Granted Jul 31, 2007·15 cites·18 claims
Showing the top 50 of 100 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when VIRAGE LOGIC CORP files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →