Assignee
TSUCHIYA TAKEHIKO
JP·3 granted patents·1 citations·filing 2009–2011
Top patents by PatentIndex Score
3 records- 0156US8856556B2System and method for verifying and maintaining consistency between an intended power mode and an actual power mode in a semiconductor integrated circuitTSUCHIYA TAKEHIKO·Filed 2010·Granted Oct 7, 2014·1 cites·20 claims
- 0245US8516419B2Verification device of semiconductor integrated circuit, verification method of semiconductor integrated circuit, and computer readable medium storing verification program of semiconductor integrated circuitTSUCHIYA TAKEHIKO·Filed 2009·Granted Aug 20, 2013·0 cites·16 claims
- 0336US8700927B2Semiconductor integrated circuit, interconnect, and computer readable medium storing medium storing control programTSUCHIYA TAKEHIKO·Filed 2011·Granted Apr 15, 2014·0 cites·11 claims
Join the waitlist — get patent alerts
Get an alert when TSUCHIYA TAKEHIKO files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →