Assignee
LEHAVOT AMIR
US·4 granted patents·27 citations·filing 1997–2008
Top patents by PatentIndex Score
4 records- 0175US8104001B2Automated debugging method for over-constrained circuit verification environmentLEHAVOT AMIR·Filed 2008·Granted Jan 24, 2012·6 cites·12 claims
- 0273US8099695B1Automated debugging method and system for over-constrained circuit verification environmentLEHAVOT AMIR·Filed 2006·Granted Jan 17, 2012·5 cites·14 claims
- 0370US8099696B2Method for providing information associated with an over-constrained event in verification of a circuit designLEHAVOT AMIR·Filed 2008·Granted Jan 17, 2012·4 cites·9 claims
- 0450US5825217ALow power accelerated switching for MOS circuitsLEHAVOT AMIR·Filed 1997·Granted Oct 20, 1998·12 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when LEHAVOT AMIR files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →