Assignee
HPL TECHNOLOGIES INC
US·4 granted patents·230 citations·filing 2001–2002
Top patents by PatentIndex Score
4 records- 0193US6795953B2Method for avoiding false failures attributable to dummy interconnects during defect analysis of an integrated circuit designHPL TECHNOLOGIES INC·Filed 2002·Granted Sep 21, 2004·195 cites·7 claims
- 0277US6741500B2One-time-programmable bit cell with latch circuit having selectively programmable floating gate transistorsHPL TECHNOLOGIES INC·Filed 2002·Granted May 25, 2004·28 cites·11 claims
- 0348US6812751B2Low standby current power-on reset circuitHPL TECHNOLOGIES INC·Filed 2002·Granted Nov 2, 2004·5 cites·10 claims
- 0446US6780656B2Correction of overlay offset between inspection layersHPL TECHNOLOGIES INC·Filed 2001·Granted Aug 24, 2004·2 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when HPL TECHNOLOGIES INC files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →