Assignee
GREGORIUS PETER
DE·2 granted patents·5 pending applications·16 citations·filing 2005–2008
Top patents by PatentIndex Score
7 records- 0178US8914589B2Multi-port DRAM architecture for accessing different memory partitionsGREGORIUS PETER·Filed 2008·Granted Dec 16, 2014·10 cites·33 claims
- 0271US8495310B2Method and system including plural memory controllers and a memory access control bus for accessing a memory deviceGREGORIUS PETER·Filed 2008·Granted Jul 23, 2013·6 cites·28 claims
- 0342US2007101087A1Memory module and memory device and method of operating a memory deviceGREGORIUS PETER·Filed 2005·Application pending·0 cites
- 0441US2007104292A1Timing recovery phase locked loopGREGORIUS PETER·Filed 2005·Application pending·0 cites
- 0541US2007005831A1Semiconductor memory systemGREGORIUS PETER·Filed 2005·Application pending·0 cites
- 0640US2007208980A1Method of transmitting data between different clock domainsGREGORIUS PETER·Filed 2006·Application pending·0 cites
- 0734US2006193414A1Synchronization and data recovery deviceGREGORIUS PETER·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when GREGORIUS PETER files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →