Assignee
ARITOME SEIICHI
TW·48 granted patents·193 citations·filing 2009–2012
Top patents by PatentIndex Score
48 records- 0195US8610194B2Semiconductor device with vertical gate and method for fabricating the sameARITOME SEIICHI·Filed 2010·Granted Dec 17, 2013·21 cites·6 claims
- 0293US8462548B2Non-volatile memory device capable of reducing floating gate-to-floating gate coupling effect during programmingARITOME SEIICHI·Filed 2011·Granted Jun 11, 2013·15 cites·16 claims
- 0392US8163610B2Fabrication of finned memory arraysARITOME SEIICHI·Filed 2011·Granted Apr 24, 2012·10 cites·28 claims
- 0491US9019767B2Nonvolatile memory device and operating method thereofARITOME SEIICHI·Filed 2012·Granted Apr 28, 2015·7 cites·10 claims
- 0588US9058878B2Read methods of semiconductor memory deviceARITOME SEIICHI·Filed 2011·Granted Jun 16, 2015·14 cites·26 claims
- 0688US8854891B2Method of operating semiconductor deviceARITOME SEIICHI·Filed 2012·Granted Oct 7, 2014·9 cites·9 claims
- 0787US8717819B2NAND flash memory programmingARITOME SEIICHI·Filed 2012·Granted May 6, 2014·8 cites·20 claims
- 0886US8467248B2Method, apparatus, and system for improved read operation in memoryARITOME SEIICHI·Filed 2011·Granted Jun 18, 2013·8 cites·11 claims
- 0985US8937346B2Semiconductor deviceARITOME SEIICHI·Filed 2012·Granted Jan 20, 2015·7 cites·12 claims
- 1085US8116135B2Non-volatile memory cell read failure reductionARITOME SEIICHI·Filed 2010·Granted Feb 14, 2012·6 cites·22 claims
- 1183US8618597B2Transistor constructions and processing methodsARITOME SEIICHI·Filed 2012·Granted Dec 31, 2013·4 cites·8 claims
- 1282US8059474B2Reducing read failure in a memory deviceARITOME SEIICHI·Filed 2010·Granted Nov 15, 2011·6 cites·11 claims
- 1381US8305810B2Multiple select gates with non-volatile memory cellsARITOME SEIICHI·Filed 2011·Granted Nov 6, 2012·5 cites·21 claims
- 1480US9042178B2Program and read trim settingARITOME SEIICHI·Filed 2011·Granted May 26, 2015·4 cites·23 claims
- 1580US8493792B2Programming method of non-volatile memory deviceARITOME SEIICHI·Filed 2011·Granted Jul 23, 2013·8 cites·28 claims
- 1679US8437186B2Non-volatile memory with both single and multiple level cellsARITOME SEIICHI·Filed 2012·Granted May 7, 2013·4 cites·20 claims
- 1779US8325520B2Reducing effects of program disturb in a memory deviceARITOME SEIICHI·Filed 2012·Granted Dec 4, 2012·4 cites·20 claims
- 1878US8654588B2Method of soft programming semiconductor memory deviceARITOME SEIICHI·Filed 2011·Granted Feb 18, 2014·6 cites·16 claims
- 1974US8427880B2Operating memory cellsARITOME SEIICHI·Filed 2010·Granted Apr 23, 2013·4 cites·25 claims
- 2073US8102707B2Non-volatile multilevel memory cellsARITOME SEIICHI·Filed 2010·Granted Jan 24, 2012·3 cites·28 claims
- 2172US8654590B2Nonvolatile memory device performing a program verification with sense signals based on program data of adjacent memory cells and program method thereofARITOME SEIICHI·Filed 2011·Granted Feb 18, 2014·5 cites·16 claims
- 2272US8634244B2Adjusting program and erase voltages in a memory deviceARITOME SEIICHI·Filed 2011·Granted Jan 21, 2014·2 cites·22 claims
- 2371US8670273B2Methods for program verifying a memory cell and memory devices configured to perform the sameARITOME SEIICHI·Filed 2011·Granted Mar 11, 2014·5 cites·24 claims
- 2470US8711630B2Programming method of non-volatile memory deviceARITOME SEIICHI·Filed 2011·Granted Apr 29, 2014·4 cites·20 claims
- 2570US8069382B2Memory cell programmingARITOME SEIICHI·Filed 2010·Granted Nov 29, 2011·3 cites·25 claims
- 2669US8154926B2Memory cell programmingARITOME SEIICHI·Filed 2010·Granted Apr 10, 2012·3 cites·25 claims
- 2768US8238167B2Memory voltage cycle adjustmentARITOME SEIICHI·Filed 2011·Granted Aug 7, 2012·2 cites·22 claims
- 2867US9269441B2Method for operating non-volatile memory deviceARITOME SEIICHI·Filed 2012·Granted Feb 23, 2016·3 cites·9 claims
- 2967US8611152B2Non-volatile multilevel memory cellsARITOME SEIICHI·Filed 2012·Granted Dec 17, 2013·2 cites·16 claims
- 3066US8536634B2Memory device transistorsARITOME SEIICHI·Filed 2011·Granted Sep 17, 2013·1 cites·12 claims
- 3162US8804426B2Methods of operating semiconductor deviceARITOME SEIICHI·Filed 2012·Granted Aug 12, 2014·2 cites·14 claims
- 3262US8619475B2Methods to operate a memory cellARITOME SEIICHI·Filed 2011·Granted Dec 31, 2013·3 cites·17 claims
- 3360US8199572B2Non-volatile memory with both single and multiple level cellsARITOME SEIICHI·Filed 2011·Granted Jun 12, 2012·1 cites·20 claims
- 3457US8223549B2NAND flash memory programmingARITOME SEIICHI·Filed 2009·Granted Jul 17, 2012·2 cites·23 claims
- 3555US8687429B2Semiconductor device and methods of operating the sameARITOME SEIICHI·Filed 2012·Granted Apr 1, 2014·1 cites·18 claims
- 3654US8705287B2Semiconductor memory device and method of operating the sameARITOME SEIICHI·Filed 2011·Granted Apr 22, 2014·1 cites·13 claims
- 3752US8441058B2Memory devices having reduced interference between floating gates and methods of fabricating such devicesARITOME SEIICHI·Filed 2011·Granted May 14, 2013·0 cites·20 claims
- 3852US8338879B2Transistor constructions and processing methodsARITOME SEIICHI·Filed 2011·Granted Dec 25, 2012·0 cites·26 claims
- 3951US8446011B2Devices and memory arrays including bit lines and bit line contactsARITOME SEIICHI·Filed 2011·Granted May 21, 2013·0 cites·25 claims
- 4051US8193590B2Interconnecting bit lines in memory devices for multiplexingARITOME SEIICHI·Filed 2011·Granted Jun 5, 2012·0 cites·21 claims
- 4147US8339858B2Selecting programming voltages in response to at least a data latch in communication with a sense amplifierARITOME SEIICHI·Filed 2011·Granted Dec 25, 2012·0 cites·21 claims
- 4246US8228742B2Memory read methods, apparatus, and systemsARITOME SEIICHI·Filed 2011·Granted Jul 24, 2012·0 cites·20 claims
- 4346US8159879B2Reducing effects of program disturb in a memory deviceARITOME SEIICHI·Filed 2011·Granted Apr 17, 2012·0 cites·20 claims
- 4445US8891309B2Reducing read failure in a memory deviceARITOME SEIICHI·Filed 2011·Granted Nov 18, 2014·0 cites·20 claims
- 4545US8144519B2Programming a flash memory deviceARITOME SEIICHI·Filed 2010·Granted Mar 27, 2012·0 cites·20 claims
- 4644US8264879B2Sensing memory cellsARITOME SEIICHI·Filed 2010·Granted Sep 11, 2012·0 cites·28 claims
- 4743US9070421B2Page buffer circuit and nonvolatile memory device having the sameARITOME SEIICHI·Filed 2012·Granted Jun 30, 2015·0 cites·17 claims
- 4843US8120954B2Method, apparatus, and system for erasing memoryARITOME SEIICHI·Filed 2010·Granted Feb 21, 2012·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when ARITOME SEIICHI files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Counts cover granted patents and pending applications in the PatentIndex corpus. How scoring works →