Inventor · disambiguated record
Danut Manea
Also filed as: MANEA DANUT · MANEA DANUT I
20 granted patents·1 pending application·212 citations·filing 2002–2022
94Inventor score
Files withATMEL CORP13HEFEI RELIANCE MEMORY LTD3DE CARO RICHARD V2ARTEMIS ACQUISITION LLC1ATMEL CORP A DELAWARE CORP1
Top patents by PatentIndex Score
21 records- 0194US9013231B1Voltage reference with low sensitivity to package shiftATMEL CORP·Filed 2013·Granted Apr 21, 2015·14 cites·10 claims
- 0291US9037890B2Ultra-deep power-down mode for memory devicesDE CARO RICHARD V·Filed 2012·Granted May 19, 2015·20 cites·26 claims
- 0389US6714448B2Method of programming a multi-level memory deviceATMEL CORP·Filed 2002·Granted Mar 30, 2004·55 cites·16 claims
- 0484US6621745B1Row decoder circuit for use in programming a memory deviceATMEL CORP·Filed 2002·Granted Sep 16, 2003·37 cites·22 claims
- 0582US7242242B2Fast dynamic low-voltage current mirror with compensated errorATMEL CORP·Filed 2006·Granted Jul 10, 2007·10 cites·11 claims
- 0679US6618297B1Method of establishing reference levels for sensing multilevel memory cell statesATMEL CORP·Filed 2002·Granted Sep 9, 2003·28 cites·20 claims
- 0778US6724662B2Method of recovering overerased bits in a memory deviceATMEL CORP·Filed 2002·Granted Apr 20, 2004·27 cites·15 claims
- 0874US9490999B2Single-wire communications using iterative baud learningATMEL CORP·Filed 2015·Granted Nov 8, 2016·2 cites·17 claims
- 0974US7929356B2Method and system to access memoryATMEL CORP·Filed 2008·Granted Apr 19, 2011·8 cites·8 claims
- 1072US11967374B2Voltage-mode bit line precharge for random-access memory cellsHEFEI RELIANCE MEMORY LTD·Filed 2022·Granted Apr 23, 2024·0 cites·21 claims
- 1172US9501078B2Voltage reference with low sensitivty to package shiftATMEL CORP·Filed 2015·Granted Nov 22, 2016·2 cites·9 claims
- 1267US11482281B2Voltage-mode bit line precharge for random-access memory cellsHEFEI RELIANCE MEMORY LTD·Filed 2021·Granted Oct 25, 2022·0 cites·20 claims
- 1360US9483108B2Ultra-deep power-down mode for memory devicesARTEMIS ACQUISITION LLC·Filed 2015·Granted Nov 1, 2016·2 cites·20 claims
- 1460US7084699B2Fast dynamic low-voltage current mirror with compensated errorATMEL CORP·Filed 2005·Granted Aug 1, 2006·3 cites·4 claims
- 1558US8208315B2Method and system to access memoryDE CARO RICHARD V·Filed 2011·Granted Jun 26, 2012·2 cites·11 claims
- 1656US9882738B2Single-wire communications using iterative baud learningATMEL CORP·Filed 2016·Granted Jan 30, 2018·0 cites·20 claims
- 1756US7236050B2Fast dynamic low-voltage current mirror with compensated errorATMEL CORP·Filed 2006·Granted Jun 26, 2007·2 cites·16 claims
- 1854US11024373B2Voltage-mode bit line precharge for random-access memory cellsHEFEI RELIANCE MEMORY LTD·Filed 2019·Granted Jun 1, 2021·0 cites·18 claims
- 1940US10200017B2Self-setting/resetting latchATMEL CORP·Filed 2016·Granted Feb 5, 2019·0 cites·8 claims
- 2033US2004056708A1Fast dynamic low-voltage current mirror with compensated errorATMEL CORP A DELAWARE CORP·Filed 2003·Application pending·0 cites
- 2120US8885413B2Adaptive programming for non-volatile memory devicesMANEA DANUT·Filed 2012·Granted Nov 11, 2014·0 cites·14 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →