Inventor · disambiguated record
Thomas J. Riordan
Also filed as: RIORDAN THOMAS J · Riordan Thomas
17 granted patents·2 pending applications·1,252 citations·filing 1979–2024
96Inventor score
Files withSILICON GRAPHICS INC5ARIL COMPUTER CORP3MIPS COMPUTER SYSTEMS INC3SHTEYNBERG ANATOLY2ADOBE INC1
Top patents by PatentIndex Score
19 records- 0198US8410717B2Apparatus, method and system for providing AC line power to lighting devicesSHTEYNBERG ANATOLY·Filed 2010·Granted Apr 2, 2013·102 cites·86 claims
- 0298US8324840B2Apparatus, method and system for providing AC line power to lighting devicesSHTEYNBERG ANATOLY·Filed 2009·Granted Dec 4, 2012·168 cites·118 claims
- 0395US4814976ARISC computer with unaligned reference handling and method for the sameMIPS COMPUTER SYSTEMS INC·Filed 1986·Granted Mar 21, 1989·189 cites·14 claims
- 0494US4336018AElectro-optic infantry weapons trainerUS NAVY·Filed 1979·Granted Jun 22, 1982·70 cites·31 claims
- 0591US11170844B1Ultra-low supply-voltage static random-access memory (SRAM) with 8-transistor cell with P and N pass gates to same bit linesARIL COMPUTER CORP·Filed 2020·Granted Nov 9, 2021·7 cites·17 claims
- 0690US4959779ADual byte order computer architecture a functional unit for handling data sets with differnt byte ordersMIPS COMPUTER SYSTEMS INC·Filed 1988·Granted Sep 25, 1990·132 cites·4 claims
- 0782US5606683AStructure and method for virtual-to-physical address translation in a translation lookaside bufferQUANTUM EFFECT DESIGN INC·Filed 1994·Granted Feb 25, 1997·89 cites·4 claims
- 0881US5027270AProcessor controlled interface with instruction streamingMIPS COMPUTER SYSTEMS INC·Filed 1988·Granted Jun 25, 1991·72 cites·3 claims
- 0976US5263140AVariable page size per entry translation look-aside bufferSILICON GRAPHICS INC·Filed 1991·Granted Nov 16, 1993·69 cites·18 claims
- 1075US5420992ABackward-compatible computer architecture with extended word size and address spaceSILICON GRAPHICS INC·Filed 1994·Granted May 30, 1995·65 cites·17 claims
- 1173US5568630ABackward-compatible computer architecture with extended word size and address spaceSILICON GRAPHICS INC·Filed 1995·Granted Oct 22, 1996·65 cites·14 claims
- 1270US5734877AProcessor chip having on-chip circuitry for generating a programmable external clock signal and for controlling data patternsSILICON GRAPHICS INC·Filed 1996·Granted Mar 31, 1998·58 cites·5 claims
- 1369US5590294AMethod and apparatus for retarting pipeline processingSILICON GRAPHICS INC·Filed 1995·Granted Dec 31, 1996·70 cites·8 claims
- 1463US2025364041A1Field-Programmable Gate Array (FPGA) Configurable Cell with P and N Pass Gates to Same Bit LineARIL COMPUTER CORP·Filed 2024·Application pending·0 cites
- 1562US5317601AClock distribution system for an integrated circuit deviceSILICON GRAPHICS·Filed 1992·Granted May 31, 1994·44 cites·10 claims
- 1656US5978926AProcessor chip for using an external clock to generate an internal clock and for using data transmit patterns in combination with the internal clock to control transmission of data words to an external memoryMIPS TECH INC·Filed 1998·Granted Nov 2, 1999·29 cites·15 claims
- 1749US5953748AProcessor with an efficient translation lookaside buffer which uses previous address computation resultsWUANTUM EFFECT DESIGN INC·Filed 1996·Granted Sep 14, 1999·23 cites·3 claims
- 1847US2025364040A1Multi-Port Static Random-Access Memory (SRAM) with Buffered Read Port and P and N Pass Gates to Same Write Bit LineARIL COMPUTER CORP·Filed 2024·Application pending·0 cites
- 1945US10650404B2Real-time bidding through placebo-based experimentationADOBE INC·Filed 2017·Granted May 12, 2020·0 cites·20 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →