Inventor · disambiguated record
Mayan Moudgill
Also filed as: MOUDGILL MAYAN
62 granted patents·12 pending applications·922 citations·filing 1993–2023
99Inventor score
Files withOPTIMUM SEMICONDUCTOR TECH INC26SANDBRIDGE TECHNOLOGIES INC17IBM14HOKENEK ERDEM6MOUDGILL MAYAN5
Top patents by PatentIndex Score
74 records- 0196US10339095B2Vector processor configured to operate on variable length vectors using digital signal processing instructionsOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted Jul 2, 2019·18 cites·22 claims
- 0294US6578094B1Method for preventing buffer overflow attacksIBM·Filed 2000·Granted Jun 10, 2003·104 cites·21 claims
- 0393US6971103B2Inter-thread communications using shared interrupt registerSANDBRIDGE TECHNOLOGIES INC·Filed 2003·Granted Nov 29, 2005·86 cites·20 claims
- 0492US9959246B2Vector processor configured to operate on variable length vectors using implicitly typed instructionsOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted May 1, 2018·6 cites·32 claims
- 0592US6665790B1Vector register file with arbitrary vector addressingIBM·Filed 2000·Granted Dec 16, 2003·69 cites·48 claims
- 0691US7475222B2Multi-threaded processor having compound instruction and operation formatsSANDBRIDGE TECHNOLOGIES INC·Filed 2005·Granted Jan 6, 2009·26 cites·12 claims
- 0790US8074051B2Multithreaded processor with multiple concurrent pipelines per threadHOKENEK ERDEM·Filed 2005·Granted Dec 6, 2011·17 cites·29 claims
- 0890US7797363B2Processor having parallel vector multiply and reduce operations with sequential semanticsSANDBRIDGE TECHNOLOGIES INC·Filed 2005·Granted Sep 14, 2010·24 cites·21 claims
- 0990US6842848B2Method and apparatus for token triggered multithreadingSANDBRIDGE TECHNOLOGIES INC·Filed 2002·Granted Jan 11, 2005·65 cites·16 claims
- 1089US9910824B2Vector processor configured to operate on variable length vectors using instructions to combine and split vectorsOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted Mar 6, 2018·4 cites·22 claims
- 1188US10169039B2Computer processor that implements pre-translation of virtual addressesOPTIMUM SEMICONDUCTOR TECH INC·Filed 2016·Granted Jan 1, 2019·5 cites·46 claims
- 1287US6904511B2Method and apparatus for register file port reduction in a multithreaded processorSANDBRIDGE TECHNOLOGIES INC·Filed 2002·Granted Jun 7, 2005·50 cites·20 claims
- 1383US10908909B2Processor with mode supportOPTIMUM SEMICONDUCTOR TECH INC·Filed 2016·Granted Feb 2, 2021·4 cites·21 claims
- 1483US10824586B2Vector processor configured to operate on variable length vectors using one or more complex arithmetic instructionsOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted Nov 3, 2020·2 cites·42 claims
- 1583US6990557B2Method and apparatus for multithreaded cache with cache eviction based on thread identifierSANDBRIDGE TECHNOLOGIES INC·Filed 2002·Granted Jan 24, 2006·38 cites·15 claims
- 1682US11544214B2Monolithic vector processor configured to operate on variable length vectors using a vector length registerOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted Jan 3, 2023·2 cites·38 claims
- 1780US9792116B2Computer processor that implements pre-translation of virtual addresses with target registersOPTIMUM SEMICONDUCTOR TECH INC·Filed 2016·Granted Oct 17, 2017·2 cites·46 claims
- 1880US7467288B2Vector register file with arbitrary vector addressingIBM·Filed 2003·Granted Dec 16, 2008·25 cites·24 claims
- 1980US6968445B2Multithreaded processor with efficient processing for convergence device applicationsSANDBRIDGE TECHNOLOGIES INC·Filed 2002·Granted Nov 22, 2005·29 cites·19 claims
- 2080US6925643B2Method and apparatus for thread-based memory access in a multithreaded processorSANDBRIDGE TECHNOLOGIES INC·Filed 2002·Granted Aug 2, 2005·28 cites·14 claims
- 2179US11650817B2System and method to implement masked vector instructionsOPTIMUM SEMICONDUCTOR TECH INC·Filed 2019·Granted May 16, 2023·2 cites·28 claims
- 2277US8892849B2Multithreaded processor with multiple concurrent pipelines per threadHOKENEK ERDEM·Filed 2009·Granted Nov 18, 2014·5 cites·21 claims
- 2377US5758051AMethod and apparatus for reordering memory operations in a processorIBM·Filed 1996·Granted May 26, 1998·80 cites·32 claims
- 2476US6269039B1System and method for refreshing memory devicesIBM·Filed 2000·Granted Jul 31, 2001·23 cites·23 claims
- 2575US9146708B2Implementation of arbitrary galois field arithmetic on a programmable processorMOUDGILL MAYAN·Filed 2009·Granted Sep 29, 2015·7 cites·7 claims
- 2674US6912623B2Method and apparatus for multithreaded cache with simplified implementation of cache replacement policySANDBRIDGE TECHNOLOGIES INC·Filed 2002·Granted Jun 28, 2005·20 cites·15 claims
- 2773US10339094B2Vector processor configured to operate on variable length vectors with asymmetric multi-threadingOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted Jul 2, 2019·1 cites·23 claims
- 2873US5860138AProcessor with compiler-allocated, variable length intermediate storageIBM·Filed 1995·Granted Jan 12, 1999·69 cites·37 claims
- 2972US9940129B2Computer processor with register direct branches and employing an instruction preload structureOPTIMUM SEMICONDUCTOR TECH INC·Filed 2016·Granted Apr 10, 2018·1 cites·26 claims
- 3071US8471597B2Power saving circuit using a clock buffer and multiple flip-flopsWANG SHENGHONG·Filed 2009·Granted Jun 25, 2013·7 cites·13 claims
- 3169US12165030B2System and architecture including processor and neural network acceleratorOPTIMUM SEMICONDUCTOR TECH INC·Filed 2021·Granted Dec 10, 2024·0 cites·20 claims
- 3269US7356673B2System and method including distributed instruction buffers for storing frequently executed instructions in predecoded formIBM·Filed 2001·Granted Apr 8, 2008·14 cites·17 claims
- 3369US2023350688A1Vector instruction with precise interrupts and/or overwritesOPTIMUM SEMICONDUCTOR TECH INC·Filed 2023·Application pending·0 cites
- 3467US8762688B2Multithreaded processor with multiple concurrent pipelines per threadHOKENEK ERDEM·Filed 2011·Granted Jun 24, 2014·1 cites·20 claims
- 3566US7895413B2Microprocessor including register renaming unit for renaming target registers in an instruction with physical registers in a register sub-fileIBM·Filed 2008·Granted Feb 22, 2011·2 cites·5 claims
- 3665US7058117B1Rake receiver with multi-path interference accommodationSANDBRIDGE TECHNOLOGIES INC·Filed 2004·Granted Jun 6, 2006·9 cites·6 claims
- 3764US10719451B2Variable translation-lookaside buffer (TLB) indexingOPTIMUM SEMICONDUCTOR TECH INC·Filed 2018·Granted Jul 21, 2020·1 cites·19 claims
- 3863US7308559B2Digital signal processor with cascaded SIMD organizationIBM·Filed 2003·Granted Dec 11, 2007·9 cites·39 claims
- 3962US6032244AMultiple issue static speculative instruction scheduling with path tag and precise interrupt handlingCORNELL RES FOUNDATION INC·Filed 1993·Granted Feb 29, 2000·36 cites·7 claims
- 4060US10846259B2Vector processor to operate on variable length vectors with out-of-order executionOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted Nov 24, 2020·0 cites·63 claims
- 4160US10733140B2Vector processor configured to operate on variable length vectors using instructions that change element widthsOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted Aug 4, 2020·0 cites·58 claims
- 4259US10922267B2Vector processor to operate on variable length vectors using graphics processing instructionsOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Granted Feb 16, 2021·0 cites·14 claims
- 4359US2016224514A1Vector processor configured to operate on variable length vectors with register renamingOPTIMUM SEMICONDUCTOR TECH INC·Filed 2015·Application pending·0 cites
- 4458US7120780B2Method of renaming registers in register file and microprocessor thereofIBM·Filed 2002·Granted Oct 10, 2006·4 cites·10 claims
- 4558US2021311735A1Vector instruction with precise interrupts and/or overwritesOPTIMUM SEMICONDUCTOR TECH INC·Filed 2019·Application pending·0 cites
- 4657US6956910B2Fast transmitter based on table lookupSANDBRIDGE TECHNOLOGIES INC·Filed 2002·Granted Oct 18, 2005·4 cites·19 claims
- 4756US11144815B2System and architecture of neural network acceleratorOPTIMUM SEMICONDUCTOR TECH INC·Filed 2018·Granted Oct 12, 2021·0 cites·38 claims
- 4856US10514915B2Computer processor with address register fileOPTIMUM SEMICONDUCTOR TECH INC·Filed 2016·Granted Dec 24, 2019·0 cites·46 claims
- 4956US8959315B2Multithreaded processor with multiple concurrent pipelines per threadHOKENEK ERDEM·Filed 2009·Granted Feb 17, 2015·0 cites·29 claims
- 5056US8918627B2Multithreaded processor with multiple concurrent pipelines per threadHOKENEK ERDEM·Filed 2009·Granted Dec 23, 2014·0 cites·19 claims
Showing the top 50 of 74 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →