Inventor · disambiguated record
Vineeth Mekkat
Also filed as: MEKKAT VINEETH
13 granted patents·2 pending applications·0 citations·filing 2015–2023
81Inventor score
Top patents by PatentIndex Score
15 records- 0174US12216581B2System, method, and apparatus for enhanced pointer identification and prefetchingINTEL CORP·Filed 2023·Granted Feb 4, 2025·0 cites·20 claims
- 0266US11693780B2System, method, and apparatus for enhanced pointer identification and prefetchingINTEL CORP·Filed 2021·Granted Jul 4, 2023·0 cites·18 claims
- 0358US11080194B2System, method, and apparatus for enhanced pointer identification and prefetchingINTEL CORP·Filed 2018·Granted Aug 3, 2021·0 cites·24 claims
- 0453US10915320B2Shift-folding for efficient load coalescing in a binary translation based processorINTEL CORP·Filed 2018·Granted Feb 9, 2021·0 cites·17 claims
- 0548US10120686B2Eliminating redundant store instructions from execution while maintaining total store orderINTEL CORP·Filed 2016·Granted Nov 6, 2018·0 cites·20 claims
- 0647US10540178B2Eliminating redundant stores using a protection designator and a clear designatorINTEL CORP·Filed 2016·Granted Jan 21, 2020·0 cites·13 claims
- 0745US9996356B2Method and apparatus for recovering from bad store-to-load forwarding in an out-of-order processorINTEL CORP·Filed 2015·Granted Jun 12, 2018·0 cites·14 claims
- 0844US10296343B2Hybrid atomicity support for a binary translation based microprocessorINTEL CORP·Filed 2017·Granted May 21, 2019·0 cites·19 claims
- 0944US10235177B2Register reclamationINTEL CORP·Filed 2016·Granted Mar 19, 2019·0 cites·19 claims
- 1043US10228956B2Supporting binary translation alias detection in an out-of-order processorINTEL CORP·Filed 2016·Granted Mar 12, 2019·0 cites·20 claims
- 1143US9710389B2Method and apparatus for memory aliasing detection in an out-of-order instruction execution platformINTEL CORP·Filed 2015·Granted Jul 18, 2017·0 cites·24 claims
- 1242US10853078B2Method and apparatus for supporting speculative memory optimizationsINTEL CORP·Filed 2018·Granted Dec 1, 2020·0 cites·20 claims
- 1342US9916164B2Methods and apparatus to optimize instructions for execution by a processorINTEL CORP·Filed 2015·Granted Mar 13, 2018·0 cites·21 claims
- 1441US2020310798A1Technology For Providing Memory Atomicity With Low OverheadSHEVGOOR MANJUNATH·Filed 2019·Application pending·0 cites
- 1536US2017286110A1Auxiliary Cache for Reducing Instruction Fetch and Decode Bandwidth RequirementsINTEL CORP·Filed 2016·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →