Inventor · disambiguated record
Matthew B. Haycock
Also filed as: HAYCOCK MATTHEW · HAYCOCK MATTHEW B
33 granted patents·3 pending applications·984 citations·filing 1993–2012
98Inventor score
Top patents by PatentIndex Score
36 records- 0197US6087847AImpedance control circuitINTEL CORP·Filed 1997·Granted Jul 11, 2000·147 cites·17 claims
- 0294US6424175B1Biased control loop circuit for setting impedance of output driverINTEL CORP·Filed 2000·Granted Jul 23, 2002·58 cites·30 claims
- 0394US6373289B1Data and strobe repeater having a frequency control unit to re-time the data and reject delay variation in the strobeINTEL CORP·Filed 2000·Granted Apr 16, 2002·60 cites·22 claims
- 0492US6348826B1Digital variable-delay circuit having voltage-mixing interpolator and methods of testing input/output buffers using sameINTEL CORP·Filed 2000·Granted Feb 19, 2002·63 cites·25 claims
- 0590US6803790B2Bidirectional port with clock channel used for synchronizationINTEL CORP·Filed 2003·Granted Oct 12, 2004·52 cites·9 claims
- 0690US6791356B2Bidirectional port with clock channel used for synchronizationINTEL CORP·Filed 2001·Granted Sep 14, 2004·56 cites·27 claims
- 0790US6348811B1Apparatus and methods for testing simultaneous bi-directional I/O circuitsINTEL CORP·Filed 2000·Granted Feb 19, 2002·59 cites·14 claims
- 0885US6639426B2Apparatus for testing simultaneous bi-directional I/O circuitsINTEL CORP·Filed 2001·Granted Oct 28, 2003·37 cites·16 claims
- 0984US6597198B2Current mode bidirectional port with data channel used for synchronizationINTEL CORP·Filed 2001·Granted Jul 22, 2003·39 cites·27 claims
- 1084US5410267A3.3 V to 5 V supply interface bufferINTEL CORP·Filed 1993·Granted Apr 25, 1995·42 cites·14 claims
- 1183US6894536B2Low power NRZ interconnect for pulsed signalingINTEL CORP·Filed 2001·Granted May 17, 2005·36 cites·12 claims
- 1283US6718416B1Method and apparatus for removing and installing a computer system bus agent without powering down the computer systemINTEL CORP·Filed 2000·Granted Apr 6, 2004·36 cites·14 claims
- 1382US6847617B2Systems for interchip communicationINTEL CORP·Filed 2001·Granted Jan 25, 2005·32 cites·19 claims
- 1481US6536025B2Receiver deskewing of multiple source synchronous bits from a parallel busINTEL CORP·Filed 2001·Granted Mar 18, 2003·31 cites·18 claims
- 1580US6741107B2Synchronous clock generator for integrated circuitsINTEL CORP·Filed 2001·Granted May 25, 2004·26 cites·20 claims
- 1680US6538584B2Transition reduction encoder using current and last bit setsINTEL CORP·Filed 2000·Granted Mar 25, 2003·27 cites·22 claims
- 1780US6529037B1Voltage mode bidirectional port with data channel used for synchronizationINTEL CORP·Filed 2001·Granted Mar 4, 2003·29 cites·29 claims
- 1879US7177288B2Simultaneous transmission and reception of signals in different frequency bands over a bus lineINTEL CORP·Filed 2001·Granted Feb 13, 2007·27 cites·33 claims
- 1977US6441649B1Rail-to-rail input clocked amplifierINTEL CORP·Filed 2000·Granted Aug 27, 2002·19 cites·16 claims
- 2076US7653165B2Pulse amplitude modulated system with reduced intersymbol interferenceINTEL CORP·Filed 2008·Granted Jan 26, 2010·5 cites·18 claims
- 2174US6437601B1Using a timing strobe for synchronization and validation in a digital logic deviceINTEL CORP·Filed 2000·Granted Aug 20, 2002·19 cites·22 claims
- 2272US6747474B2Integrated circuit stubs in a point-to-point systemINTEL CORP·Filed 2001·Granted Jun 8, 2004·17 cites·23 claims
- 2370US6653893B2Voltage margin testing of a transmission line analog signal using a variable offset comparator in a data receiver circuitINTEL CORP·Filed 2001·Granted Nov 25, 2003·16 cites·20 claims
- 2464US6845424B2Memory pass-band signalingINTEL CORP·Filed 2002·Granted Jan 18, 2005·9 cites·28 claims
- 2563US8571513B2Integrated circuit passive signal distributionO'MAHONY FRANK·Filed 2012·Granted Oct 29, 2013·1 cites·20 claims
- 2663US6377103B1Symmetric, voltage-controlled CMOS delay cell with closed-loop replica biasINTEL CORP·Filed 2000·Granted Apr 23, 2002·10 cites·24 claims
- 2762US7120838B2Method and unit for deskewing signalsINTEL CORP·Filed 2002·Granted Oct 10, 2006·11 cites·20 claims
- 2861US7222208B1Simultaneous bidirectional port with synchronization circuit to synchronize the port with another portINTEL CORP·Filed 2000·Granted May 22, 2007·8 cites·28 claims
- 2958US8213894B2Integrated circuit passive signal distributionO'MAHONY FRANK·Filed 2005·Granted Jul 3, 2012·1 cites·27 claims
- 3058US6901526B1Digital bus synchronizer for generating read reset signalINTEL CORP·Filed 2000·Granted May 31, 2005·5 cites·7 claims
- 3157US7391834B2Pulse amplitude modulated system with reduced intersymbol interferenceINTEL CORP·Filed 2002·Granted Jun 24, 2008·3 cites·5 claims
- 3254US7171510B2On-chip observability buffer to observer bus trafficINTEL CORP·Filed 2000·Granted Jan 30, 2007·3 cites·12 claims
- 3347US7328361B2Digital bus synchronizer for generating read reset signalINTEL CORP·Filed 2005·Granted Feb 5, 2008·0 cites·23 claims
- 3445US2006110952A1Systems for interchip communicationBORKAR SHEKHAR Y·Filed 2004·Application pending·0 cites
- 3542US2003061527A1Method and apparatus for realigning bits on a parallel busINTEL CORP·Filed 2001·Application pending·0 cites
- 3636US2012221884A1Error management across hardware and software layersCARTER NICHOLAS P·Filed 2011·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →