Inventor · disambiguated record
Marnix Tack
Also filed as: TACK MARNIX · TACK MARNIX ROGER ANNA
11 granted patents·3 pending applications·44 citations·filing 2001–2020
87Inventor score
Files withSEMICONDUCTOR COMPONENTS IND4SEMICONDUCTOR COMPONENTS IND LLC4ROIG-GUITART JAUME2AMI SEMICONDUCTOR BELGIUM BVBA1CIT ALCATEL1
Top patents by PatentIndex Score
14 records- 0195US11335798B2Enhancement mode MISHEMT with GaN channel regrowth under a gate areaSEMICONDUCTOR COMPONENTS IND LLC·Filed 2020·Granted May 17, 2022·4 cites·16 claims
- 0286US7709889B2Semiconductor device with improved breakdown properties and manufacturing method thereofSEMICONDUCTOR COMPONENTS IND·Filed 2007·Granted May 4, 2010·16 cites·25 claims
- 0384US7915155B2Double trench for isolation of semiconductor devicesSEMICONDUCTOR COMPONENTS IND·Filed 2010·Granted Mar 29, 2011·7 cites·9 claims
- 0480US7667270B2Double trench for isolation of semiconductor devicesSEMICONDUCTOR COMPONENTS IND·Filed 2006·Granted Feb 23, 2010·8 cites·7 claims
- 0575US7608510B2Alignment of trench for MOSAMI SEMICONDUCTOR BELGIUM BVBA·Filed 2006·Granted Oct 27, 2009·5 cites·12 claims
- 0671US10797153B2Process of forming an electronic device including an access regionSEMICONDUCTOR COMPONENTS IND LLC·Filed 2018·Granted Oct 6, 2020·1 cites·20 claims
- 0765US7989886B2Alignment of trench for MOSSEMICONDUCTOR COMPONENTS IND·Filed 2009·Granted Aug 2, 2011·2 cites·5 claims
- 0860US8298889B2Process of forming an electronic device including a trench and a conductive structure thereinROIG-GUITART JAUME·Filed 2008·Granted Oct 30, 2012·1 cites·15 claims
- 0949US10797152B2Process of forming an electronic device including an access regionSEMICONDUCTOR COMPONENTS IND LLC·Filed 2018·Granted Oct 6, 2020·0 cites·8 claims
- 1048US8648398B2Electronic device and a transistor including a trench and a sidewall doped regionROIG-GUITART JAUME·Filed 2012·Granted Feb 11, 2014·0 cites·20 claims
- 1145US9929261B2Electronic device including a HEMT with a segmented gate electrodeSEMICONDUCTOR COMPONENTS IND LLC·Filed 2016·Granted Mar 27, 2018·0 cites·16 claims
- 1233US2002070411A1Method of processing a high voltage p++/n-well junction and a device manufactured by the methodCIT ALCATEL·Filed 2001·Application pending·0 cites
- 1327US2004018705A1Semiconductor structure and method for processing such a structureFiled 2003·Application pending·0 cites
- 1425US2004018704A1Multirate circular buffer and method of operating the sameFiled 2003·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →