Inventor · disambiguated record
William Paul Hovis
Also filed as: HOVIS WILLIAM P · HOVIS WILLIAM PAUL
100 granted patents·17 pending applications·1,533 citations·filing 1989–2021
99Inventor score
Files withIBM83MICROSOFT TECHNOLOGY LICENSING LLC22FOX BENJAMIN A5BARTLEY GERALD KEITH3BARTLEY GERALD K2
Top patents by PatentIndex Score
117 records- 0197US7517764B2Bulk FinFET deviceIBM·Filed 2006·Granted Apr 14, 2009·55 cites·1 claims
- 0297US7227183B2Polysilicon conductor width measurement for 3-dimensional FETsIBM·Filed 2004·Granted Jun 5, 2007·197 cites·11 claims
- 0395US7863122B2Bulk FinFET deviceIBM·Filed 2008·Granted Jan 4, 2011·30 cites·11 claims
- 0495US7224633B1eFuse sense circuitIBM·Filed 2005·Granted May 29, 2007·49 cites·17 claims
- 0595US5893927AMemory device having programmable device width, method of programming, and method of setting device width for memory deviceIBM·Filed 1996·Granted Apr 13, 1999·133 cites·59 claims
- 0694US7183780B2Electrical open/short contact alignment structure for active region vs. gate regionIBM·Filed 2004·Granted Feb 27, 2007·62 cites·3 claims
- 0791US7496711B2Multi-level memory architecture with data prioritizationIBM·Filed 2006·Granted Feb 24, 2009·26 cites·19 claims
- 0890US7667248B2Bulk FinFET deviceIBM·Filed 2008·Granted Feb 23, 2010·14 cites·14 claims
- 0990US7309911B2Method and stacked memory structure for implementing enhanced cooling of memory devicesIBM·Filed 2005·Granted Dec 18, 2007·19 cites·19 claims
- 1089US6438062B1Multiple memory bank command for synchronous DRAMsIBM·Filed 2000·Granted Aug 20, 2002·55 cites·40 claims
- 1189US5812817ACompression architecture for system memory applicationIBM·Filed 1996·Granted Sep 22, 1998·163 cites·13 claims
- 1289US5134616ADynamic ram with on-chip ecc and optimized bit and word redundancyIBM·Filed 1990·Granted Jul 28, 1992·173 cites·36 claims
- 1387US8289784B2Setting a reference voltage in a memory controller trained to a memory deviceFOX BENJAMIN A·Filed 2010·Granted Oct 16, 2012·10 cites·20 claims
- 1487US6434082B1Clocked memory device that includes a programming mechanism for setting write recovery time as a function of the input clockIBM·Filed 2001·Granted Aug 13, 2002·45 cites·19 claims
- 1586US8681571B2Training a memory controller and a memory device using multiple read and write operationsFOX BENJAMIN A·Filed 2010·Granted Mar 25, 2014·11 cites·20 claims
- 1686US7908443B2Memory controller and method for optimized read/modify/write performanceIBM·Filed 2008·Granted Mar 15, 2011·11 cites·13 claims
- 1786US7129769B2Method and apparatus for protecting eFuse informationIBM·Filed 2005·Granted Oct 31, 2006·19 cites·17 claims
- 1885US11209886B2Clock frequency adjustment for workload changes in integrated circuit devicesMICROSOFT TECHNOLOGY LICENSING LLC·Filed 2019·Granted Dec 28, 2021·5 cites·18 claims
- 1985US7707379B2Dynamic latency map for memory optimizationIBM·Filed 2007·Granted Apr 27, 2010·14 cites·18 claims
- 2083US6879177B1Method and testing circuit for tracking transistor stress degradationIBM·Filed 2003·Granted Apr 12, 2005·27 cites·18 claims
- 2182US7533198B2Memory controller and method for handling DMA operations during a page copyIBM·Filed 2005·Granted May 12, 2009·10 cites·6 claims
- 2281US7009905B2Method and apparatus to reduce bias temperature instability (BTI) effectsIBM·Filed 2003·Granted Mar 7, 2006·29 cites·42 claims
- 2381US6334167B1System and method for memory self-timed refresh for reduced power consumptionIBM·Filed 1998·Granted Dec 25, 2001·52 cites·11 claims
- 2480US7974141B2Setting memory device VREF in a memory controller and memory device interface in a communication busIBM·Filed 2009·Granted Jul 5, 2011·11 cites·20 claims
- 2580US7225375B2Method and apparatus for detecting array degradation and logic degradationIBM·Filed 2004·Granted May 29, 2007·28 cites·16 claims
- 2679US7061821B2Address wrap function for addressable memory devicesIBM·Filed 2002·Granted Jun 13, 2006·26 cites·12 claims
- 2778US10755020B1Thermal arrangement of modules in server assembliesMICROSOFT TECHNOLOGY LICENSING LLC·Filed 2019·Granted Aug 25, 2020·2 cites·20 claims
- 2878US10310572B2Voltage based thermal control of processing deviceMICROSOFT TECHNOLOGY LICENSING LLC·Filed 2016·Granted Jun 4, 2019·3 cites·18 claims
- 2978US7848175B2Calibration of memory driver with offset in a memory controller and memory device interface in a communication busIBM·Filed 2009·Granted Dec 7, 2010·10 cites·20 claims
- 3078US7645645B2Electrically programmable fuse structures with terminal portions residing at different heights, and methods of fabrication thereofIBM·Filed 2006·Granted Jan 12, 2010·8 cites·10 claims
- 3176US9310827B2Multiple active vertically aligned cores for three-dimensional chip stackIBM·Filed 2014·Granted Apr 12, 2016·3 cites·9 claims
- 3276US7783793B2Handling DMA operations during a page copyIBM·Filed 2008·Granted Aug 24, 2010·6 cites·8 claims
- 3375US9250645B2Circuit design for balanced logic stressIBM·Filed 2014·Granted Feb 2, 2016·3 cites·12 claims
- 3475US7703063B2Implementing memory read data eye stretcherIBM·Filed 2007·Granted Apr 20, 2010·9 cites·13 claims
- 3575US7241649B2FinFET body contact structureIBM·Filed 2004·Granted Jul 10, 2007·18 cites·14 claims
- 3674US11710726B2Through-board power control arrangements for integrated circuit devicesMICROSOFT TECHNOLOGY LICENSING LLC·Filed 2019·Granted Jul 25, 2023·2 cites·18 claims
- 3774US8102724B2Setting controller VREF in a memory controller and memory device interface in a communication busFOX BENJAMIN A·Filed 2009·Granted Jan 24, 2012·6 cites·20 claims
- 3874US7725762B2Implementing redundant memory access using multiple controllers on the same bank of memoryIBM·Filed 2007·Granted May 25, 2010·6 cites·17 claims
- 3973US9207275B2Interconnect solder bumps for die testingIBM·Filed 2012·Granted Dec 8, 2015·3 cites·19 claims
- 4073US8108647B2Digital data architecture employing redundant links in a daisy chain of component modulesBARTLEY GERALD KEITH·Filed 2009·Granted Jan 31, 2012·6 cites·20 claims
- 4170US9568940B2Multiple active vertically aligned cores for three-dimensional chip stackIBM·Filed 2013·Granted Feb 14, 2017·2 cites·9 claims
- 4270US9281261B2Intelligent chip placement within a three-dimensional chip stackIBM·Filed 2014·Granted Mar 8, 2016·2 cites·2 claims
- 4370US7328317B2Memory controller and method for optimized read/modify/write performanceIBM·Filed 2004·Granted Feb 5, 2008·11 cites·17 claims
- 4468US7990768B2Setting memory controller driver to memory device termination value in a communication busIBM·Filed 2009·Granted Aug 2, 2011·5 cites·20 claims
- 4568US7725620B2Handling DMA requests in a virtual memory environmentIBM·Filed 2005·Granted May 25, 2010·3 cites·8 claims
- 4668US7696565B2FinFET body contact structureIBM·Filed 2007·Granted Apr 13, 2010·3 cites·5 claims
- 4767US10268248B2Power based thermal management of deviceMICROSOFT TECHNOLOGY LICENSING LLC·Filed 2017·Granted Apr 23, 2019·1 cites·19 claims
- 4867US10248186B2Processor device voltage characterizationMICROSOFT TECHNOLOGY LICENSING LLC·Filed 2016·Granted Apr 2, 2019·1 cites·20 claims
- 4966US10209726B2Secure input voltage adjustment in processing devicesMICROSOFT TECHNOLOGY LICENSING LLC·Filed 2016·Granted Feb 19, 2019·1 cites·18 claims
- 5066US8111564B2Setting controller termination in a memory controller and memory device interface in a communication busFOX BENJAMIN A·Filed 2009·Granted Feb 7, 2012·3 cites·20 claims
Showing the top 50 of 117 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →