Inventor · disambiguated record
Ming Qu
Also filed as: QU MING
40 granted patents·4 pending applications·251 citations·filing 2000–2021
97Inventor score
Files withLATTICE SEMICONDUCTOR CORP12PARADE TECH LTD12PARADE TECHNOLOGIES LTD6QU MING3UNIV XI AN JIAOTONG3
Top patents by PatentIndex Score
44 records- 0194US11421914B2Thermal storage system with coupled tanksUT BATTELLE LLC·Filed 2020·Granted Aug 23, 2022·4 cites·10 claims
- 0294US10979258B1Seamless bit-level low-latency retimer for data linksPARADE TECH LTD·Filed 2020·Granted Apr 13, 2021·12 cites·20 claims
- 0394US7397283B2Digital A/V transmission PHY signaling format conversion, multiplexing, and de-multiplexingPARADE TECHNOLOGIES LTD·Filed 2006·Granted Jul 8, 2008·31 cites·43 claims
- 0492US11159353B1Seamless bit-level low-latency retimer for data linksPARADE TECH LTD·Filed 2021·Granted Oct 26, 2021·4 cites·20 claims
- 0592US9857911B1Bi-directional scalable intra-panel interfacePARADE TECH LTD·Filed 2016·Granted Jan 2, 2018·17 cites·21 claims
- 0691US10152173B2Using 3D touch for signal conditioning and noise reduction on a touch surfacePARADE TECH LTD·Filed 2016·Granted Dec 11, 2018·9 cites·18 claims
- 0790US6292061B1Low-voltage CMOS phase-locked loop (PLL) for high-performance microprocessor clock generationSANDCRAFT INC·Filed 2000·Granted Sep 18, 2001·46 cites·4 claims
- 0889US11683204B2High speed data links with low-latency retimerPARADE TECH LTD·Filed 2021·Granted Jun 20, 2023·3 cites·20 claims
- 0989US9430983B2Power reduction technique for digital display panel with point to point intra panel interfacePARADE TECH LTD·Filed 2015·Granted Aug 30, 2016·4 cites·20 claims
- 1085US7382153B2On-chip resistor calibration for line terminationPARADE TECHNOLOGIES LTD·Filed 2006·Granted Jun 3, 2008·19 cites·24 claims
- 1184US9053673B2Scalable intra-panel interfaceYUAN ZHENGYU·Filed 2011·Granted Jun 9, 2015·9 cites·24 claims
- 1281US7212051B1Control signal generation for a low jitter switched-capacitor frequency synthesizerLATTICE SEMICONDUCTOR CORP·Filed 2005·Granted May 1, 2007·11 cites·9 claims
- 1375US9858234B2System transparent retimerPARADE TECH LTD·Filed 2015·Granted Jan 2, 2018·2 cites·17 claims
- 1472US9935839B2Display data channel snooping scheme for retimersPARADE TECH LTD·Filed 2016·Granted Apr 3, 2018·2 cites·17 claims
- 1572US9659538B2Power reduction technique for digital display panel with point to point intra panel interfacePARADE TECH LTD·Filed 2016·Granted May 23, 2017·1 cites·20 claims
- 1670US7002418B2Control signal generation for a low jitter switched-capacitor frequency synthesizerLATTICE SEMICONDUCTOR CORP·Filed 2004·Granted Feb 21, 2006·14 cites·16 claims
- 1769US10503683B2Service redirect over USB Type-CPARADE TECH LTD·Filed 2015·Granted Dec 10, 2019·2 cites·18 claims
- 1867US8610479B2On die low power high accuracy reference clock generationLEE KOCHUNG·Filed 2011·Granted Dec 17, 2013·4 cites·21 claims
- 1965US8923375B2On die jitter tolerance testQU MING·Filed 2012·Granted Dec 30, 2014·2 cites·17 claims
- 2062US9100555B2Hybrid mode repeater/re-driver for high speed digital video signalingWANG HONGQUAN·Filed 2011·Granted Aug 4, 2015·2 cites·16 claims
- 2161US7471752B2Data transmission synchronizationLATTICE SEMICONDUCTOR CORP·Filed 2004·Granted Dec 30, 2008·11 cites·17 claims
- 2261US6680625B1Symmetrical CML logic gate systemLATTICE SEMICONDUCTOR CORP·Filed 2002·Granted Jan 20, 2004·11 cites·8 claims
- 2360US10540314B2System transparent retimerPARADE TECH LTD·Filed 2019·Granted Jan 21, 2020·0 cites·20 claims
- 2460US8988416B2Power reduction technique for digital display panel with point to point intra panel interfacePARADE TECHNOLOGIES LTD·Filed 2013·Granted Mar 24, 2015·0 cites·19 claims
- 2557US7081781B2Charge pump for a low-voltage wide-tuning range phase-locked loopLATTICE SEMICONDUCTOR CORP·Filed 2004·Granted Jul 25, 2006·10 cites·5 claims
- 2657US6832231B1Multiple width random number generationLATTICE SEMICONDUCTOR CORP·Filed 2001·Granted Dec 14, 2004·7 cites·10 claims
- 2756US9209818B2On die jitter tolerance testPARADE TECHNOLOGIES LTD·Filed 2014·Granted Dec 8, 2015·0 cites·21 claims
- 2855US10198393B2System transparent retimerPARADE TECH LTD·Filed 2017·Granted Feb 5, 2019·0 cites·20 claims
- 2954US8982932B2Active auxiliary channel bufferingQU MING·Filed 2009·Granted Mar 17, 2015·0 cites·13 claims
- 3053US7224213B2Switched capacitor ripple-smoothing filterLATTICE SEMICONDUCTOR CORP·Filed 2004·Granted May 29, 2007·5 cites·13 claims
- 3152US6650188B1Coupling for LC-based VCOLATTICE SEMICONDUCTOR CORP·Filed 2002·Granted Nov 18, 2003·3 cites·14 claims
- 3248US9106770B2Column drivers with embedded high-speed video interface timing controllerJIN XIN·Filed 2011·Granted Aug 11, 2015·0 cites·24 claims
- 3348US8144625B2DisplayPort auxiliary channel active buffer with auxiliary channel/display data channel combiner for fast auxiliary channelQU MING·Filed 2009·Granted Mar 27, 2012·0 cites·24 claims
- 3447US6492877B1Coupling for LC-based VCOLATTICE SEMICONDUCTOR CORP·Filed 2001·Granted Dec 10, 2002·2 cites·26 claims
- 3542US10969971B2Data storage method and apparatusBEIJING BAIDU NETCOM SCI & TEC·Filed 2017·Granted Apr 6, 2021·0 cites·12 claims
- 3641US6825733B1Low jitter integrated phase locked loop with broad tuning rangeLATTICE SEMICONDUCTOR CORP·Filed 2002·Granted Nov 30, 2004·2 cites·17 claims
- 3741US6498538B1Low jitter integrated phase locked loop with broad tuning rangeLATTICE SEMICONDUCTOR CORP·Filed 2001·Granted Dec 24, 2002·2 cites·15 claims
- 3840US11501371B2Distributed energy transaction matching method based on energy network constraints and multiple knapsack modelUNIV XI AN JIAOTONG·Filed 2020·Granted Nov 15, 2022·0 cites·4 claims
- 3938US2021312547A1Multi-energy trading and management platform based on blockchainUNIV XI AN JIAOTONG·Filed 2021·Application pending·0 cites
- 4036US2008061837A1Low Supply Voltage, Large Output Swing, Source-Terminated Output Driver for High Speed AC-coupled Double-Termination Serial LinksPARADE TECHNOLOGIES LTD·Filed 2006·Application pending·0 cites
- 4135US6525617B1Buffering for LC-based stageLATTICE SEMICONDUCTOR CORP·Filed 2001·Granted Feb 25, 2003·0 cites·14 claims
- 4235US2021295227A1Multi-energy distributed transaction and smart contract design method based on ethereum private chainUNIV XI AN JIAOTONG·Filed 2020·Application pending·0 cites
- 4333US2008024172A1Actively Compensated Buffering for High Speed Current Mode Logic Data PathPARADE TECHNOLOGIES LTD·Filed 2006·Application pending·0 cites
- 4428US12366064B2Tie shear connector for wall panel construction and method thereofYIN HONGXI·Filed 2018·Granted Jul 22, 2025·0 cites·5 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →