Inventor · disambiguated record
James H. Kukula
Also filed as: KUKULA JAMES H · KUKULA JAMES HERBERT
12 granted patents·247 citations·filing 1985–2008
92Inventor score
Technology areasG06F
Top patents by PatentIndex Score
12 records- 0194US7904867B2Integrating a boolean SAT solver into a routerSYNOPSYS INC·Filed 2007·Granted Mar 8, 2011·53 cites·26 claims
- 0277US7254793B2Latch modeling technique for formal verificationSYNOPSYS INC·Filed 2005·Granted Aug 7, 2007·11 cites·14 claims
- 0376US7343575B2Phase abstraction for formal verificationSYNOPSYS INC·Filed 2005·Granted Mar 11, 2008·7 cites·36 claims
- 0472US7890894B2Phase abstraction for formal verificationSYNOPSYS INC·Filed 2008·Granted Feb 15, 2011·5 cites·12 claims
- 0572US7149987B2Method and apparatus for performing generator-based verificationSYNOPSYS INC·Filed 2004·Granted Dec 12, 2006·20 cites·22 claims
- 0671US7107553B2Method and apparatus for solving constraintsSYNOPSYS INC·Filed 2003·Granted Sep 12, 2006·18 cites·13 claims
- 0769US7092858B1Method and apparatus for formally constraining random simulationSYNOPSYS INC·Filed 2002·Granted Aug 15, 2006·16 cites·34 claims
- 0868US7257786B1Method and apparatus for solving constraintsSYNOPSYS INC·Filed 2003·Granted Aug 14, 2007·14 cites·10 claims
- 0964US5418961AParallel tables for data model with inheritanceIBM·Filed 1993·Granted May 23, 1995·46 cites·14 claims
- 1056US8306802B2Method for modeling an HDL design using symbolic simulationZHU YUNSHAN·Filed 2006·Granted Nov 6, 2012·3 cites·48 claims
- 1151US6059837AMethod and system for automata-based approach to state reachability of interacting extended finite state machinesSYNOPSYS INC·Filed 1997·Granted May 9, 2000·29 cites·13 claims
- 1251US4736319AInterrupt mechanism for multiprocessing system having a plurality of interrupt lines in both a global bus and cell busesIBM·Filed 1985·Granted Apr 5, 1988·25 cites·4 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →