Inventor · disambiguated record
Mason Cabot
Also filed as: CABOT MASON · CABOT MASON B
18 granted patents·6 pending applications·234 citations·filing 1999–2018
94Inventor score
Top patents by PatentIndex Score
24 records- 0194US7991987B2Comparing text stringsINTEL CORP·Filed 2007·Granted Aug 2, 2011·50 cites·12 claims
- 0292US7577792B2Heterogeneous processors sharing a common cacheINTEL CORP·Filed 2005·Granted Aug 18, 2009·20 cites·44 claims
- 0391US7360031B2Method and apparatus to enable I/O agents to perform atomic operations in shared, coherent memory spacesINTEL CORP·Filed 2005·Granted Apr 15, 2008·30 cites·22 claims
- 0490US7200713B2Method of implementing off-chip cache memory in dual-use SRAM memory for network processorsINTEL CORP·Filed 2004·Granted Apr 3, 2007·61 cites·36 claims
- 0586US8799579B2Caching for heterogeneous processorsINTEL CORP·Filed 2013·Granted Aug 5, 2014·5 cites·26 claims
- 0684US9965393B2Caching for heterogeneous processorsINTEL CORP·Filed 2015·Granted May 8, 2018·2 cites·5 claims
- 0784US8156285B2Heterogeneous processors sharing a common cacheHADY FRANK T·Filed 2009·Granted Apr 10, 2012·8 cites·14 claims
- 0883US8402222B2Caching for heterogeneous processorsHADY FRANK T·Filed 2012·Granted Mar 19, 2013·4 cites·24 claims
- 0978US10339061B2Caching for heterogeneous processorsINTEL CORP·Filed 2016·Granted Jul 2, 2019·1 cites·13 claims
- 1074US6564175B1Apparatus, method and system for determining application runtimes based on histogram or distribution informationINTEL CORP·Filed 2000·Granted May 13, 2003·20 cites·16 claims
- 1172US9235550B2Caching for heterogeneous processorsINTEL CORP·Filed 2014·Granted Jan 12, 2016·1 cites·4 claims
- 1269US6687821B1System for dynamically configuring system logic device coupled to the microprocessor to optimize application performance by reading from selection table located in non-volatile memoryINTEL CORP·Filed 2000·Granted Feb 3, 2004·14 cites·4 claims
- 1366US11016895B2Caching for heterogeneous processorsINTEL CORP·Filed 2018·Granted May 25, 2021·0 cites·3 claims
- 1464US7302528B2Caching bypassINTEL CORP·Filed 2004·Granted Nov 27, 2007·10 cites·25 claims
- 1559US9152432B2System and method to accelerate access to network data using a networking unit accessible non-volatile storageCABOT MASON·Filed 2008·Granted Oct 6, 2015·3 cites·25 claims
- 1656US7401184B2Matching memory transactions to cache line boundariesINTEL CORP·Filed 2004·Granted Jul 15, 2008·4 cites·34 claims
- 1752US2009263708A1System and method of integrated thermal management for a multi-cell battery packBENDER JOSH·Filed 2009·Application pending·0 cites
- 1848US2006112226A1Heterogeneous processors sharing a common cacheHADY FRANK T·Filed 2004·Application pending·0 cites
- 1946US7266626B2Method and apparatus for connecting an additional processor to a bus with symmetric arbitrationINTEL CORP·Filed 2004·Granted Sep 4, 2007·0 cites·19 claims
- 2041US2003083849A1Statistical sampling processFiled 2001·Application pending·0 cites
- 2140US2006143396A1Method for programmer-controlled cache line eviction policyCABOT MASON·Filed 2004·Application pending·0 cites
- 2239US2009261785A1Method for managing a modular power sourceCABOT MASON·Filed 2009·Application pending·0 cites
- 2335US2009123814A1Power source and method of managing a power sourceCABOT MASON·Filed 2008·Application pending·0 cites
- 2428US6437783B1Method and system for simultaneously displaying the throughput on multiple bussesINTEL CORP·Filed 1999·Granted Aug 20, 2002·1 cites·27 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →